{"id":"https://openalex.org/W2170537330","doi":"https://doi.org/10.1109/ipdps.2002.1015554","title":"A. novel approach to reduce L2 miss latency in shared-memory multiprocessors","display_name":"A. novel approach to reduce L2 miss latency in shared-memory multiprocessors","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2170537330","doi":"https://doi.org/10.1109/ipdps.2002.1015554","mag":"2170537330"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2002.1015554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1015554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010840475","display_name":"Manuel E. Acacio","orcid":"https://orcid.org/0000-0003-0935-4078"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"M.E. Acacio","raw_affiliation_strings":["Dpto. Ing. y Tecnologia de Computadores, Universidad de Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Ing. y Tecnologia de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070099905","display_name":"Jes\u00fas Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0415-1821"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Gonzalez","raw_affiliation_strings":["Dpto. Ing. y Tecnologia de Computadores, Universidad de Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Ing. y Tecnologia de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070286319","display_name":"Jos\u00e9 M. Garc\u0131\u0301a","orcid":"https://orcid.org/0000-0002-6388-2835"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.M. Garcia","raw_affiliation_strings":["Dpto. Ing. y Tecnologia de Computadores, Universidad de Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Ing. y Tecnologia de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Duato","raw_affiliation_strings":["Dpto. Inf. de Sistemas y Computadores, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Inf. de Sistemas y Computadores, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010840475"],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":null,"apc_paid":null,"fwci":1.8481,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8643923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"8 pp","last_page":"8 pp"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.888184666633606},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8505371809005737},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.6633367538452148},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6321014165878296},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5371227264404297},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5144339203834534},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5003771781921387},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4746185839176178},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4659344553947449},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.462639719247818},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4258318543434143},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.42105239629745483},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3913745880126953},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3565131723880768},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3544679880142212},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.22952207922935486},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.22050485014915466},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.20792314410209656},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.20585161447525024}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.888184666633606},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8505371809005737},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.6633367538452148},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6321014165878296},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5371227264404297},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5144339203834534},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5003771781921387},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4746185839176178},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4659344553947449},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.462639719247818},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4258318543434143},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.42105239629745483},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3913745880126953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3565131723880768},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3544679880142212},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.22952207922935486},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.22050485014915466},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.20792314410209656},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.20585161447525024},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2002.1015554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1015554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.7570","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.7570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cs.nju.edu.cn/~gchen/paper/ipdps2002/data/14_143.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W44696310","https://openalex.org/W1665541490","https://openalex.org/W1850405760","https://openalex.org/W1970444712","https://openalex.org/W1975025054","https://openalex.org/W2050487400","https://openalex.org/W2100720297","https://openalex.org/W2114421447","https://openalex.org/W2139397536","https://openalex.org/W2145021036","https://openalex.org/W2152056423","https://openalex.org/W2154502506","https://openalex.org/W2155350341","https://openalex.org/W2170537330","https://openalex.org/W2171419639","https://openalex.org/W3148484433","https://openalex.org/W4234177455","https://openalex.org/W4238549726","https://openalex.org/W4243266883","https://openalex.org/W4243587504","https://openalex.org/W6601774929","https://openalex.org/W6637149022","https://openalex.org/W6638820435","https://openalex.org/W6680569787","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W1797968800","https://openalex.org/W3216777841","https://openalex.org/W2105141138","https://openalex.org/W2764760984","https://openalex.org/W4291186713","https://openalex.org/W2953079396","https://openalex.org/W1965261831","https://openalex.org/W2500568371","https://openalex.org/W2407815036","https://openalex.org/W2999610704"],"abstract_inverted_index":{"Recent":[0],"technology":[1],"improvements":[2,151],"allow":[3],"multiprocessor":[4,89],"designers":[5],"to":[6,82,92,120,127],"put":[7],"some":[8,147,165],"key":[9],"components":[10],"inside":[11],"the":[12,17,20,24,43,49,66,85,96,100,107,116,121,125,160],"processor":[13,108],"chip,":[14],"such":[15,32],"as":[16],"memory":[18,50],"controller,":[19],"coherence":[21],"hardware":[22],"and":[23,48,59,75,99],"network":[25],"interface/router.":[26],"In":[27],"this":[28],"work":[29],"we":[30,136],"exploit":[31],"integration":[33],"scale,":[34],"presenting":[35],"a":[36,70,77,88],"novel":[37,71],"node":[38],"architecture":[39,74],"aimed":[40],"at":[41],"reducing":[42],"long":[44],"L2":[45,117,139],"miss":[46,140],"latencies":[47],"overhead":[51],"of":[52,84,87,115,155],"using":[53],"directories":[54],"that":[55],"characterize":[56],"cc-NUMA":[57],"machines":[58],"limit":[60],"their":[61,93],"scalability.":[62],"Our":[63],"proposal":[64],"replaces":[65],"traditional":[67],"directory":[68,73,98,126],"with":[69],"three-level":[72],"adds":[76],"small":[78,94],"shared":[79,101],"data":[80,102],"cache":[81,103],"each":[83],"nodes":[86],"system.":[90],"Due":[91],"size,":[95],"first-level":[97],"are":[104],"integrated":[105],"into":[106,153],"chip":[109],"in":[110,146,159,164],"every":[111],"node.":[112],"A":[113],"taxonomy":[114],"misses,":[118],"according":[119],"actions":[122],"performed":[123],"by":[124],"satisfy":[128],"them":[129],"is":[130],"also":[131],"presented.":[132],"Using":[133],"execution-driven":[134],"simulations,":[135],"show":[137],"significant":[138],"latency":[141],"reductions":[142,154],"(more":[143],"than":[144,157],"60%":[145],"cases).":[148],"These":[149],"important":[150],"translate":[152],"more":[156],"30%":[158],"application":[161],"execution":[162],"time":[163],"cases.":[166]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}