{"id":"https://openalex.org/W2543161681","doi":"https://doi.org/10.1109/ipas.2014.7043260","title":"The implementation of basic morphological operations on FPGA using partial reconfiguration","display_name":"The implementation of basic morphological operations on FPGA using partial reconfiguration","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W2543161681","doi":"https://doi.org/10.1109/ipas.2014.7043260","mag":"2543161681"},"language":"en","primary_location":{"id":"doi:10.1109/ipas.2014.7043260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipas.2014.7043260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Image Processing, Applications and Systems Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026165373","display_name":"Raida Hentati","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raida Hentati","raw_affiliation_strings":["Research laboratry CES, National school of Engineers of Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research laboratry CES, National school of Engineers of Sfax","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011005019","display_name":"Manel Hentati","orcid":"https://orcid.org/0009-0003-8808-3719"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manel Hentati","raw_affiliation_strings":["Research laboratry CES, National school of Engineers of Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research laboratry CES, National school of Engineers of Sfax","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104908375","display_name":"Yassine Aoudni","orcid":"https://orcid.org/0000-0002-6851-9488"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yassine Aoudni","raw_affiliation_strings":["Research laboratry CES, National school of Engineers of Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research laboratry CES, National school of Engineers of Sfax","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112780554","display_name":"Mohamed Abid","orcid":"https://orcid.org/0009-0005-2082-3287"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Abid","raw_affiliation_strings":["Research laboratry CES, National school of Engineers of Sfax"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research laboratry CES, National school of Engineers of Sfax","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.26840208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9463082551956177},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9393516182899475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7526254653930664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6137530207633972},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5811410546302795},{"id":"https://openalex.org/keywords/dilation","display_name":"Dilation (metric space)","score":0.43777984380722046},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3802090883255005}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9463082551956177},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9393516182899475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7526254653930664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6137530207633972},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5811410546302795},{"id":"https://openalex.org/C2780757906","wikidata":"https://www.wikidata.org/wiki/Q5276676","display_name":"Dilation (metric space)","level":2,"score":0.43777984380722046},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3802090883255005},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipas.2014.7043260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipas.2014.7043260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Image Processing, Applications and Systems Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2095359097","https://openalex.org/W2100801453","https://openalex.org/W2100819505","https://openalex.org/W2128370414","https://openalex.org/W2139736062","https://openalex.org/W2155071901","https://openalex.org/W2405056539","https://openalex.org/W4233335797","https://openalex.org/W4242181304","https://openalex.org/W4242251885","https://openalex.org/W6679001070","https://openalex.org/W6682636460","https://openalex.org/W6713843044"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2361654132","https://openalex.org/W4249632163"],"abstract_inverted_index":{"This":[0,17],"paper":[1],"presents":[2],"a":[3,21,34],"hardware":[4],"implementation":[5,87],"of":[6,23,77,88,108],"morphological":[7,50,89],"operations":[8,90],"based":[9],"on":[10,91],"dynamic":[11],"and":[12,63,80,103],"partial":[13],"reconfiguration":[14],"(DPR)":[15],"technique.":[16],"technique":[18],"allows":[19,44],"reconfiguring":[20],"part":[22],"the":[24,40,48,56,73,86,101],"FPGA":[25,65,92],"area":[26,78],"with":[27],"different":[28],"functionalities":[29],"at":[30,105],"runtime.":[31],"It":[32],"is":[33],"promising":[35],"solution":[36],"toincrease":[37],"performance":[38,74,102],"in":[39,75],"system.":[41],"Our":[42],"design":[43],"todesigner":[45],"to":[46],"choose":[47],"adequate":[49],"operation":[51],"(erosion":[52],"or":[53],"dilation)":[54],"according":[55],"image":[57],"constraints.":[58],"We":[59],"use":[60],"xilinx":[61],"tools":[62],"Virtex-5":[64],"board.":[66],"To":[67],"evaluate":[68],"our":[69],"implementation,":[70],"we":[71],"measure":[72],"terms":[76],"occupation":[79],"time":[81],"reconfiguration.":[82],"The":[83],"results":[84],"show":[85],"(Field":[93],"Programmable":[94],"Gate":[95],"Array)":[96],"using":[97],"DPR":[98],"can":[99],"improve":[100],"saving":[104],"least":[106],"11%":[107],"area.":[109]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}