{"id":"https://openalex.org/W4386214963","doi":"https://doi.org/10.1109/iolts59296.2023.10224864","title":"ML-Based Online Design Error Localization for RISC-V Implementations","display_name":"ML-Based Online Design Error Localization for RISC-V Implementations","publication_year":2023,"publication_date":"2023-07-03","ids":{"openalex":"https://openalex.org/W4386214963","doi":"https://doi.org/10.1109/iolts59296.2023.10224864"},"language":"en","primary_location":{"id":"doi:10.1109/iolts59296.2023.10224864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts59296.2023.10224864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056469362","display_name":"Hardi Selg","orcid":"https://orcid.org/0000-0002-8031-3685"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Hardi Selg","raw_affiliation_strings":["Tallinn University of Technology,Computer Systems,Estonia","Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology,Computer Systems,Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology,Computer Systems,Estonia","Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology,Computer Systems,Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085157503","display_name":"Peeter Ellervee","orcid":"https://orcid.org/0000-0002-0745-6743"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Peeter Ellervee","raw_affiliation_strings":["Tallinn University of Technology,Computer Systems,Estonia","Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology,Computer Systems,Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn University of Technology,Computer Systems,Estonia","Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology,Computer Systems,Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056469362"],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":0.924,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7160804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8285007476806641},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6225205063819885},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5422666072845459},{"id":"https://openalex.org/keywords/perceptron","display_name":"Perceptron","score":0.5200576186180115},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4942960739135742},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.4784681499004364},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4740428924560547},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.46881580352783203},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4469338357448578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4290940761566162},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.41590744256973267},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4117674231529236},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36616358160972595},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3572685420513153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33474722504615784},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.26854389905929565},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2506205439567566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24286705255508423},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1100350022315979},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09887352585792542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8285007476806641},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6225205063819885},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5422666072845459},{"id":"https://openalex.org/C60908668","wikidata":"https://www.wikidata.org/wiki/Q690207","display_name":"Perceptron","level":3,"score":0.5200576186180115},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4942960739135742},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.4784681499004364},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4740428924560547},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.46881580352783203},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4469338357448578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4290940761566162},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.41590744256973267},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4117674231529236},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36616358160972595},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3572685420513153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33474722504615784},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.26854389905929565},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2506205439567566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24286705255508423},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1100350022315979},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09887352585792542},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts59296.2023.10224864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts59296.2023.10224864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1964365815","https://openalex.org/W1969192714","https://openalex.org/W2001140237","https://openalex.org/W2004340162","https://openalex.org/W2031930889","https://openalex.org/W2052344580","https://openalex.org/W2068157694","https://openalex.org/W2076063813","https://openalex.org/W2086328257","https://openalex.org/W2101819268","https://openalex.org/W2109420373","https://openalex.org/W2122146819","https://openalex.org/W2613498509","https://openalex.org/W2902445356","https://openalex.org/W2913135501","https://openalex.org/W2945668417","https://openalex.org/W2958754741","https://openalex.org/W3000602293","https://openalex.org/W3149255455","https://openalex.org/W3183835343","https://openalex.org/W3197473634","https://openalex.org/W3209119316","https://openalex.org/W4251019760","https://openalex.org/W6760738939"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2005635288","https://openalex.org/W1592982659","https://openalex.org/W2098026815","https://openalex.org/W2545964721","https://openalex.org/W4200599950","https://openalex.org/W2204566833","https://openalex.org/W4317937473","https://openalex.org/W4296991050","https://openalex.org/W4319988917"],"abstract_inverted_index":{"The":[0,146],"accelerated":[1],"growth":[2],"of":[3,95,166,171],"computing":[4],"systems'":[5],"complexity":[6],"makes":[7],"comprehensive":[8],"design":[9,38,86],"verification":[10],"challenging":[11],"and":[12,37,60,97,111,118],"time-consuming.":[13],"In":[14],"practice,":[15],"hard-to-model":[16],"complex":[17],"environments":[18],"are":[19],"unfeasible":[20],"to":[21,42,55,58,63,76,130,163],"be":[22,35,56,164],"simulated":[23],"exhaustively":[24],"within":[25],"a":[26,83,101,106,132,153],"reasonable":[27],"time":[28],"frame.":[29],"Therefore,":[30],"some":[31],"corner-case":[32],"conditions":[33],"can":[34],"overlooked":[36],"errors":[39],"might":[40],"escape":[41],"the":[43,53,142,168],"final":[44],"product.":[45],"This":[46,66,80],"means":[47],"that":[48],"it":[49],"is":[50,67,128,149,161],"imperative":[51],"for":[52,90,138],"system":[54],"able":[57],"detect":[59],"locate":[61],"bugs":[62],"enable":[64],"self-repair.":[65],"particularly":[68],"crucial":[69],"during":[70],"long-term":[71],"remote":[72],"missions":[73],"in":[74],"order":[75],"apply":[77],"graceful":[78],"degradation.":[79],"paper":[81],"proposes":[82],"novel":[84],"online":[85],"error":[87,139],"localization":[88,140],"methodology":[89],"microprocessors":[91],"by":[92,151],"immediate":[93],"analysis":[94],"traced":[96],"buffered":[98],"signals":[99],"upon":[100],"failure":[102],"detection":[103],"event,":[104],"using":[105],"pre-trained":[107],"Neural":[108,123],"Network":[109],"(NN)":[110],"existing":[112],"processor":[113],"components,":[114],"i.e.":[115],"trace":[116],"buffers":[117],"AI":[119],"accelerators.":[120],"An":[121],"in-house":[122],"Architecture":[124],"Search":[125],"(NAS)":[126],"framework":[127],"used":[129],"train":[131],"tailored":[133],"Multi-Layer":[134],"Perceptron":[135],"(MLP)":[136],"NN":[137],"at":[141],"microprocessor":[143,169],"module-level":[144],"resolution.":[145],"proposed":[147],"approach":[148],"validated":[150],"simulating":[152],"RISC-V":[154],"implementation":[155],"with":[156,174],"different":[157],"workload":[158],"programs.":[159],"It":[160],"demonstrated":[162],"capable":[165],"localizing":[167],"module":[170],"bug":[172],"origin":[173],"92.81%":[175],"accuracy,":[176],"on":[177],"average.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}