{"id":"https://openalex.org/W3183309645","doi":"https://doi.org/10.1109/iolts52814.2021.9486712","title":"Robust Adaptive Read Scheme for 7nm Configuration SRAMs","display_name":"Robust Adaptive Read Scheme for 7nm Configuration SRAMs","publication_year":2021,"publication_date":"2021-06-28","ids":{"openalex":"https://openalex.org/W3183309645","doi":"https://doi.org/10.1109/iolts52814.2021.9486712","mag":"3183309645"},"language":"en","primary_location":{"id":"doi:10.1109/iolts52814.2021.9486712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts52814.2021.9486712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089643036","display_name":"Sree Rama KC Saraswatula","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sree Rama KC Saraswatula","raw_affiliation_strings":["Farbic Design Xilinx, CPG, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Farbic Design Xilinx, CPG, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021987648","display_name":"Santosh Yachareni","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Santosh Yachareni","raw_affiliation_strings":["Farbic Design Xilinx, CPG, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Farbic Design Xilinx, CPG, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017751774","display_name":"Shidong Zhou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shidong Zhou","raw_affiliation_strings":["Farbic Design Xilinx, CPG, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Farbic Design Xilinx, CPG, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011619628","display_name":"Narendra Kumar Pulipati","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Narendra Pulipati","raw_affiliation_strings":["Farbic Design Xilinx, CPG, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Farbic Design Xilinx, CPG, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028461619","display_name":"Joy Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Joy Chen","raw_affiliation_strings":["Farbic Design Xilinx, CPG, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Farbic Design Xilinx, CPG, Hyderabad, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026200023","display_name":"Teja Masina","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Teja Masina","raw_affiliation_strings":["Farbic Design Xilinx, CPG, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Farbic Design Xilinx, CPG, Hyderabad, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06822827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8358142375946045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7491036653518677},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6996428966522217},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.6020277738571167},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5851421356201172},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5788381099700928},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.5672810077667236},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5120294690132141},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44983914494514465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42473191022872925},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.41426512598991394},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4126521944999695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40907809138298035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38643959164619446},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3300294876098633},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2662687599658966},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22251349687576294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14445406198501587},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.11439526081085205}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8358142375946045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7491036653518677},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6996428966522217},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.6020277738571167},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5851421356201172},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5788381099700928},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5672810077667236},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5120294690132141},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44983914494514465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42473191022872925},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.41426512598991394},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4126521944999695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40907809138298035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38643959164619446},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3300294876098633},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2662687599658966},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22251349687576294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14445406198501587},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.11439526081085205},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts52814.2021.9486712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts52814.2021.9486712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2002612140","https://openalex.org/W2040530211","https://openalex.org/W2068766249","https://openalex.org/W2139582493","https://openalex.org/W2155153274","https://openalex.org/W2157743350","https://openalex.org/W2173367578","https://openalex.org/W2555947937","https://openalex.org/W2580545524","https://openalex.org/W2620295989","https://openalex.org/W2767187975","https://openalex.org/W2985201652","https://openalex.org/W3151499952"],"related_works":["https://openalex.org/W2146569998","https://openalex.org/W3134061447","https://openalex.org/W2543577874","https://openalex.org/W2736277924","https://openalex.org/W1999970010","https://openalex.org/W4364362257","https://openalex.org/W1928025959","https://openalex.org/W3118148453","https://openalex.org/W2106512388","https://openalex.org/W4322731099"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,74,90],"new":[4],"Adaptive":[5],"Read":[6,19],"scheme":[7,26],"for":[8,33],"Configuration":[9,34],"SRAMs":[10,35],"with":[11,89,114],"feedback":[13,55,98],"mechanism":[14,56],"to":[15,44,57,101],"eliminate":[16],"Read-Disturb,":[17],"enhancing":[18],"Margin,":[20],"yield":[21],"and":[22,39,69,120],"performance.":[23],"The":[24,49,84],"proposed":[25,85],"is":[27,42,99],"implemented":[28],"on":[29,65,104],"TSMC":[30],"7nm":[31],"FinFETs":[32],"in":[36,95,117],"Xilinx":[37],"FPGAs,":[38],"this":[40],"idea":[41],"applicable":[43],"any":[45],"distributed":[46],"SRAM":[47],"structures.":[48],"design":[50,88],"has":[51],"an":[52],"intrinsic":[53],"dynamic":[54],"adjust":[58],"the":[59,66,96],"read":[60,118],"address":[61,110],"voltage":[62,68,111],"effectively,":[63],"based":[64,87],"process,":[67],"temperature":[70],"(PVT),":[71],"by":[72],"using":[73],"special":[75],"replica":[76],"memory":[77,82,91],"cell":[78,92],"that":[79],"emulates":[80],"actual":[81],"cells.":[83],"Op-Amp":[86],"emulating":[93],"circuit":[94],"negative":[97],"shown":[100],"be":[102],"working":[103],"silicon,":[105],"which":[106],"tunes":[107],"pass-gate":[108],"(PG)":[109],"during":[112],"read,":[113],"2.7x":[115],"improvement":[116],"margin,":[119],"also":[121],"avoids":[122],"read-disturb.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}