{"id":"https://openalex.org/W3048013713","doi":"https://doi.org/10.1109/iolts50870.2020.9159733","title":"Impact of Aging on Soft Error Susceptibility in CMOS Circuits","display_name":"Impact of Aging on Soft Error Susceptibility in CMOS Circuits","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3048013713","doi":"https://doi.org/10.1109/iolts50870.2020.9159733","mag":"3048013713"},"language":"en","primary_location":{"id":"doi:10.1109/iolts50870.2020.9159733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts50870.2020.9159733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-03033194","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035985978","display_name":"Ambika Prasad Shah","orcid":"https://orcid.org/0000-0003-0810-814X"},"institutions":[{"id":"https://openalex.org/I4210127441","display_name":"Indian Institute of Technology Jammu","ror":"https://ror.org/02f0vsw63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210127441"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ambika Prasad Shah","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology Jammu, J&K, India"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology Jammu, J&K, India","institution_ids":["https://openalex.org/I4210127441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005116115","display_name":"Patrick Girard","orcid":"https://orcid.org/0000-0003-0722-8772"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Patrick Girard","raw_affiliation_strings":["LIRMM, University of Montpellier / CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier / CNRS, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035985978"],"corresponding_institution_ids":["https://openalex.org/I4210127441"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.61095635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8678799867630005},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.8081445693969727},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.6331666111946106},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6312153935432434},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6099680066108704},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5700541138648987},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5657057762145996},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5260888338088989},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5253890156745911},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5007491111755371},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4992494583129883},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.47353145480155945},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.4677550792694092},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43963903188705444},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43812093138694763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4299126863479614},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2637817859649658},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.2591157555580139},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25664347410202026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23252347111701965},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21650144457817078},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18649330735206604},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14377537369728088}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8678799867630005},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.8081445693969727},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.6331666111946106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6312153935432434},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6099680066108704},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5700541138648987},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5657057762145996},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5260888338088989},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5253890156745911},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5007491111755371},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4992494583129883},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.47353145480155945},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.4677550792694092},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43963903188705444},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43812093138694763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4299126863479614},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2637817859649658},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.2591157555580139},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25664347410202026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23252347111701965},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21650144457817078},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18649330735206604},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14377537369728088},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iolts50870.2020.9159733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts50870.2020.9159733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-03033194v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-03033194","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IOLTS 2020 - 26th IEEE International Symposium on On-Line Testing and Robust System Design, Jul 2020, Napoli, Italy. pp.1-4, ⟨10.1109/IOLTS50870.2020.9159733⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:lirmm-03033194v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-03033194","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IOLTS 2020 - 26th IEEE International Symposium on On-Line Testing and Robust System Design, Jul 2020, Napoli, Italy. pp.1-4, ⟨10.1109/IOLTS50870.2020.9159733⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1981970801","https://openalex.org/W2036487095","https://openalex.org/W2051746207","https://openalex.org/W2069452468","https://openalex.org/W2071068906","https://openalex.org/W2099569658","https://openalex.org/W2108598232","https://openalex.org/W2151829775","https://openalex.org/W2154509298","https://openalex.org/W2806005848","https://openalex.org/W2880265908","https://openalex.org/W3149410719"],"related_works":["https://openalex.org/W2607556907","https://openalex.org/W2152527810","https://openalex.org/W4226330631","https://openalex.org/W1970920853","https://openalex.org/W2398758830","https://openalex.org/W2074010091","https://openalex.org/W188762367","https://openalex.org/W1980808122","https://openalex.org/W3048013713","https://openalex.org/W3121621657"],"abstract_inverted_index":{"Aging":[0],"and":[1,84,103,108],"soft":[2,16,51,124,160],"errors":[3],"are":[4],"the":[5,22,27,34,38,57,77,82,86,92,113,123,130,134,142,152,159,164],"two":[6],"most":[7],"critical":[8,58,78,127,153],"reliability":[9],"issues":[10],"for":[11,65,105,141,158],"nanoscale":[12],"CMOS":[13],"circuits.":[14],"The":[15,126],"error":[17,52,161],"becomes":[18],"more":[19],"severe":[20],"if":[21,91],"circuit":[23,136],"performance":[24],"degraded":[25],"with":[26,69,81,115,163],"aging.":[28],"In":[29],"this":[30],"paper,":[31],"we":[32,111],"address":[33],"issue":[35],"of":[36,40,61,72,89,133,151],"analyzing":[37],"effects":[39],"Negative":[41],"Bias":[42],"Temperature":[43],"Instability":[44],"(NBTI)":[45],"mechanisms":[46],"on":[47,167],"Integrated":[48],"Circuit's":[49],"(ICs')":[50],"susceptibility.":[53],"We":[54],"first":[55],"analyzed":[56],"charge":[59,79,128,154],"sensitivity":[60],"two-input":[62],"NAND":[63],"gate":[64],"various":[66],"operating":[67],"temperatures":[68],"three":[70],"years":[71],"stress.":[73],"Results":[74],"show":[75],"that":[76],"decreases":[80],"temperature":[83],"has":[85],"maximum":[87],"degradation":[88],"19.98%":[90],"input":[93,145],"AB":[94],"is":[95,137],"at":[96,129],"01":[97],"logic":[98],"compare":[99],"to":[100,121],"12.06%,":[101],"16.8%,":[102],"11.15%":[104],"00,":[106],"10,":[107],"11.":[109],"Further,":[110],"validated":[112],"results":[114],"c17":[116,135],"from":[117],"ISCAS'85":[118],"benchmark":[119],"suite":[120],"estimate":[122],"error.":[125],"sensitive":[131],"node":[132],"decreased":[138],"by":[139],"9.87%":[140],"worst":[143],"case":[144],"pattern":[146],"00010.":[147],"Thus":[148],"thorough":[149],"investigation":[150],"provides":[155],"a":[156],"measure":[157],"susceptibility":[162],"NBTI":[165],"effect":[166],"ICs.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}