{"id":"https://openalex.org/W2978844140","doi":"https://doi.org/10.1109/iolts.2019.8854416","title":"A Design for Testability Method for k-Cycle Capture Test Generation","display_name":"A Design for Testability Method for k-Cycle Capture Test Generation","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2978844140","doi":"https://doi.org/10.1109/iolts.2019.8854416","mag":"2978844140"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2019.8854416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2019.8854416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004292146","display_name":"Yuta Ishiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]},{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuta Ishiyama","raw_affiliation_strings":["Graduate School of Industrial Technology, Nihon University, Chiba, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Industrial Technology, Nihon University, Chiba, JAPAN","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113865938","display_name":"Toshinori Hosokawa","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]},{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Hosokawa","raw_affiliation_strings":["College of Industrial Technology, Nihon University, Chiba, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Industrial Technology, Nihon University, Chiba, JAPAN","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015411968","display_name":"Hiroshi Yamazaki","orcid":"https://orcid.org/0000-0001-9434-2957"},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]},{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Yamazaki","raw_affiliation_strings":["College of Industrial Technology, Nihon University, Chiba, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Industrial Technology, Nihon University, Chiba, JAPAN","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2468,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51456065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"40","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9822999835014343,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8026851415634155},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7773175239562988},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7393193244934082},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6775031685829163},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.618445873260498},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6174441576004028},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6035864353179932},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5537161827087402},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4965551495552063},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4922920763492584},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40686267614364624},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3663191795349121},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.26789382100105286},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20529982447624207},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2016897201538086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18388885259628296}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8026851415634155},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7773175239562988},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7393193244934082},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6775031685829163},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.618445873260498},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6174441576004028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6035864353179932},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5537161827087402},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4965551495552063},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4922920763492584},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40686267614364624},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3663191795349121},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26789382100105286},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20529982447624207},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2016897201538086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18388885259628296},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2019.8854416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2019.8854416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1483338234","https://openalex.org/W1963503916","https://openalex.org/W1998197074","https://openalex.org/W2105975226","https://openalex.org/W2134936810","https://openalex.org/W2135931142","https://openalex.org/W2294157076","https://openalex.org/W4230587734","https://openalex.org/W4302084786"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2131499522","https://openalex.org/W2129124567","https://openalex.org/W2167571917","https://openalex.org/W2189059878","https://openalex.org/W2168652618","https://openalex.org/W3088373974","https://openalex.org/W2620614665","https://openalex.org/W2127247647","https://openalex.org/W2146547687"],"abstract_inverted_index":{"Area":[0],"overhead":[1],"for":[2,15,29,102],"non-scan":[3],"based":[4],"design-for-testability":[5,71,100],"methods":[6,72],"using":[7,32,62],"controller":[8,112],"augmentation":[9,113],"is":[10,69,145],"small":[11],"compared":[12],"with":[13,137],"those":[14],"full":[16],"scan":[17,109,119,138],"design":[18,156],"methods.":[19],"It":[20],"has":[21],"been":[22],"reported":[23],"that":[24,74,163],"a":[25,99],"test":[26,60,77,105,143],"generation":[27,61,78,106,144],"method":[28,101],"data-path":[30,167],"circuits":[31,168],"easily":[33,63,80],"testable":[34,64],"functional":[35,65],"time":[36,66,89],"expansion":[37,67,90],"models":[38,68,91],"where":[39,107],"status-signal":[40],"sequences":[41,44],"and":[42,111,125],"control-signal":[43],"are":[45,85,92,114,130,135,169],"added":[46],"as":[47],"constraints":[48],"could":[49],"achieve":[50],"high":[51],"fault":[52],"coverage.":[53],"Since":[54],"the":[55,88,117,131,141],"development":[56],"cost":[57],"of":[58,133,153,159],"dedicated":[59],"high,":[70],"such":[73,162],"general":[75],"sequential":[76],"can":[79],"search":[81],"circuit":[82],"states":[83,152,161],"which":[84,129],"equivalent":[86],"to":[87,148,150],"required.":[93],"In":[94,116],"this":[95],"paper,":[96],"we":[97],"propose":[98],"k-cycle":[103,170],"capture":[104],"partial":[108,118],"designs":[110],"combined.":[115],"design,":[120],"state":[121,157],"registers":[122,128],"in":[123,166],"controllers":[124,134],"status":[126],"signal":[127],"inputs":[132],"replaced":[136],"registers.":[139],"As":[140],"results,":[142],"freely":[146],"able":[147],"transfer":[149],"invalid":[151,160],"controllers.":[154],"We":[155],"transitions":[158],"hardware":[164],"elements":[165],"testable.":[171]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}