{"id":"https://openalex.org/W2896007734","doi":"https://doi.org/10.1109/iolts.2018.8474284","title":"Emulation of an ASIC Power, Temperature and Aging Monitor System for FPGA Prototyping","display_name":"Emulation of an ASIC Power, Temperature and Aging Monitor System for FPGA Prototyping","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2896007734","doi":"https://doi.org/10.1109/iolts.2018.8474284","mag":"2896007734"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2018.8474284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111982187","display_name":"Alexandra Listl","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Alexandra Listl","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011419637","display_name":"Daniel Mueller-Gritschneder","orcid":"https://orcid.org/0000-0003-0903-631X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Mueller-Gritschneder","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064157903","display_name":"Fabian Kluge","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fabian Kluge","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111982187"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.12429724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"220","last_page":"225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8783559203147888},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7189874053001404},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6836470365524292},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6479181051254272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6387664079666138},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5714237689971924},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4339013695716858},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42613479495048523}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8783559203147888},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7189874053001404},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6836470365524292},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6479181051254272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6387664079666138},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5714237689971924},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4339013695716858},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42613479495048523},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2018.8474284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1968414547","https://openalex.org/W2021027470","https://openalex.org/W2081199158","https://openalex.org/W2103756765","https://openalex.org/W2115257777","https://openalex.org/W2119350858","https://openalex.org/W2139824210","https://openalex.org/W2152165066","https://openalex.org/W2290439331","https://openalex.org/W2592679561","https://openalex.org/W2604705988","https://openalex.org/W6671095780","https://openalex.org/W6677149223","https://openalex.org/W6677729612","https://openalex.org/W6680747167","https://openalex.org/W6734113949"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W119599369","https://openalex.org/W2888526229","https://openalex.org/W2113648965","https://openalex.org/W2416897075"],"abstract_inverted_index":{"Technology":[0],"scaling":[1,25],"has":[2,26],"enabled":[3],"the":[4,12,21,40,63,69,111,119,155,178],"fabrication":[5],"of":[6,65,71,102,121,181],"Multi-Processor":[7],"Systems-on-Chips":[8],"(MPSoCs),":[9],"which":[10,37],"satisfy":[11],"ever":[13],"growing":[14],"demand":[15],"for":[16,78,99],"performance,":[17],"while":[18],"continuously":[19],"reducing":[20],"chip":[22,41],"size.":[23],"Thus,":[24],"also":[27],"led":[28],"to":[29,48,56,61,153,160,168],"new":[30],"challenges":[31],"such":[32],"as":[33],"increasing":[34],"power":[35,51,73,123,183],"densities,":[36],"critically":[38],"influence":[39],"temperatures":[42],"and":[43,81,94,144],"accelerate":[44],"device":[45],"degradation":[46],"due":[47,159],"aging.":[49,161],"Runtime":[50],"management":[52,74,184],"can":[53],"be":[54],"utilized":[55],"counter":[57],"these":[58],"reliability":[59],"threats":[60],"increase":[62],"lifetime":[64],"a":[66,90,135,149],"system.":[67],"For":[68],"development":[70],"runtime":[72,182],"strategies":[75],"monitoring":[76],"data":[77,108],"power,":[79,92],"temperature":[80,93,131],"aging":[82,95,145,164],"is":[83,166],"required.":[84],"In":[85],"this":[86,174],"paper":[87],"we":[88],"propose":[89],"real-time":[91],"monitor":[96,105],"system":[97,106],"(eTAPMon)":[98],"FPGA":[100,175],"prototypes":[101],"MPSoCs.":[103],"The":[104,115],"emulates":[107],"characterized":[109],"from":[110,140],"target":[112],"ASIC":[113,122,171],"design.":[114],"emulation":[116,165,176],"approach":[117],"models":[118],"behavior":[120],"monitors":[124,132,146],"based":[125,133,147],"on":[126,134,148],"an":[127],"instruction-level":[128],"energy":[129],"model,":[130],"linear":[136],"regression":[137],"model":[138,152],"obtained":[139],"thermal":[141],"offline":[142],"simulations":[143],"critical":[150],"path":[151],"compute":[154],"decreasing":[156],"timing":[157],"margin":[158],"An":[162],"accelerated":[163],"possible":[167],"predict":[169],"aged":[170],"behavior.":[172],"Hence,":[173],"enables":[177],"early":[179],"evaluation":[180],"strategies.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}