{"id":"https://openalex.org/W2897712684","doi":"https://doi.org/10.1109/iolts.2018.8474222","title":"Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis","display_name":"Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2897712684","doi":"https://doi.org/10.1109/iolts.2018.8474222","mag":"2897712684"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2018.8474222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040361290","display_name":"Farah Naz Taher","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Farah Naz Taher","raw_affiliation_strings":["The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079868494","display_name":"Mostafa Kishani","orcid":"https://orcid.org/0000-0002-1900-9916"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mostafa Kishani","raw_affiliation_strings":["Sharif University of Technology"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-4755-6503"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schafer","raw_affiliation_strings":["The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040361290"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":1.0099,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75213884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"232","last_page":"235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7944377660751343},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7844424247741699},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7723566293716431},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7308858633041382},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5696247220039368},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5605481863021851},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5430731773376465},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5286351442337036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4399094879627228},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4133002460002899},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38821911811828613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36043012142181396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3481671214103699},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31369176506996155}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7944377660751343},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7844424247741699},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7723566293716431},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7308858633041382},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5696247220039368},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5605481863021851},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5430731773376465},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5286351442337036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4399094879627228},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4133002460002899},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38821911811828613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36043012142181396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3481671214103699},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31369176506996155},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2018.8474222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W588668497","https://openalex.org/W1507582389","https://openalex.org/W1806268654","https://openalex.org/W2034270503","https://openalex.org/W2054069797","https://openalex.org/W2115299214","https://openalex.org/W2138209363","https://openalex.org/W2144491345","https://openalex.org/W2144512449","https://openalex.org/W2166008281","https://openalex.org/W2169213530","https://openalex.org/W2296514843","https://openalex.org/W2516592175","https://openalex.org/W4249144718","https://openalex.org/W4255313615","https://openalex.org/W4301485103"],"related_works":["https://openalex.org/W2787803743","https://openalex.org/W2224499702","https://openalex.org/W2140882033","https://openalex.org/W2130097981","https://openalex.org/W2011469574","https://openalex.org/W2110373273","https://openalex.org/W4360994686","https://openalex.org/W3147787617","https://openalex.org/W2271624625","https://openalex.org/W3195712145"],"abstract_inverted_index":{"This":[0,57,157],"work":[1,28],"proposes":[2],"an":[3,131,164],"automatic":[4],"method":[5,91,175],"to":[6,46,66,69,76,86,108,182],"generate":[7,47],"optimized":[8],"redundant":[9],"hardware":[10],"accelerator":[11],"with":[12,49,114,198],"maximum":[13],"reliability":[14,179],"given":[15,130],"a":[16,109,115,144,177,190],"single":[17,191],"behavioral":[18,55],"description":[19],"for":[20],"High-Level":[21],"Synthesis":[22],"(HLS).":[23],"For":[24],"this":[25,27],"purpose,":[26],"exploits":[29],"one":[30],"of":[31,35,82,94,112,146,151,187],"the":[32,53,78,126,155,173,183],"main":[33,96],"advantages":[34],"C-based":[36],"VLSI":[37],"design":[38],"over":[39],"traditional":[40],"RT-":[41],"level":[42],"design:":[43],"The":[44,89,98,122],"ability":[45],"micro-architectures":[48,152],"unique":[50,116],"characteristics":[51],"from":[52],"same":[54],"description.":[56],"is":[58,92],"typically":[59],"done":[60],"by":[61,136,154],"setting":[62],"different":[63],"synthesis":[64],"options":[65],"determine":[67],"how":[68],"synthesize":[70],"loops,":[71],"arrays":[72],"and":[73,75,80,120,133,193],"functions":[74],"specify":[77],"number":[79],"type":[81],"Functional":[83],"Units":[84],"(FUs)":[85],"be":[87],"instantiated.":[88],"proposed":[90,174],"composed":[93],"two":[95],"phases.":[97],"first":[99],"phase":[100,124,159],"performs":[101],"HLS":[102],"Design":[103],"Space":[104],"Exploration":[105],"(DSE)":[106],"leading":[107],"trade-off":[110],"curve":[111],"designs":[113],"area,":[117],"execution":[118],"time":[119,134,139],"reliability.":[121],"second":[123,158],"finds":[125],"most":[127,184],"reliable":[128],"system":[129],"area":[132,201],"constraint":[135],"either":[137],"implementing":[138],"or":[140,143,202],"space":[141],"redundancy,":[142],"mixture":[145],"both":[147],"using":[148,189],"any":[149],"combinations":[150],"found":[153],"explorer.":[156],"has":[160],"been":[161],"formulated":[162],"as":[163],"integer":[165],"linear":[166],"program":[167],"(ILP).":[168],"Experimental":[169],"results":[170],"show":[171],"that":[172],"provides":[176],"20%":[178],"increase":[180],"compared":[181],"common":[185],"approach":[186],"simply":[188],"micro-architecture":[192],"instantiating":[194],"it":[195],"multiple":[196],"times":[197],"no":[199],"significant":[200],"timing":[203],"overhead.":[204]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}