{"id":"https://openalex.org/W2896441455","doi":"https://doi.org/10.1109/iolts.2018.8474213","title":"Finding False Paths for Sequential Circuits Using Operations on ROBDDs","display_name":"Finding False Paths for Sequential Circuits Using Operations on ROBDDs","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2896441455","doi":"https://doi.org/10.1109/iolts.2018.8474213","mag":"2896441455"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2018.8474213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Anzhela Matrosova","raw_affiliation_strings":["Institute of Applied Mathematics and Computer Science, Tomsk State University, Tomsk, Russsia"],"affiliations":[{"raw_affiliation_string":"Institute of Applied Mathematics and Computer Science, Tomsk State University, Tomsk, Russsia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108119571","display_name":"Sergei Ostanin","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Sergei Ostanin","raw_affiliation_strings":["Institute of Applied Mathematics and Computer Science, Tomsk State University, Tomsk, Russsia"],"affiliations":[{"raw_affiliation_string":"Institute of Applied Mathematics and Computer Science, Tomsk State University, Tomsk, Russsia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029572877","display_name":"S. V. Chernyshov","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Semen Chernyshov","raw_affiliation_strings":["Institute of Applied Mathematics and Computer Science, Tomsk State University, Tomsk, Russsia"],"affiliations":[{"raw_affiliation_string":"Institute of Applied Mathematics and Computer Science, Tomsk State University, Tomsk, Russsia","institution_ids":["https://openalex.org/I196355604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059600435"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51478856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"240","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8669570088386536},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6510591506958008},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5996627807617188},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5760401487350464},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5072764754295349},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4829849302768707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47854334115982056},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.46100255846977234},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4433935284614563},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42279136180877686},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3409436345100403},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16229987144470215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1490873098373413},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07795846462249756},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07474419474601746}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8669570088386536},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6510591506958008},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5996627807617188},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5760401487350464},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5072764754295349},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4829849302768707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47854334115982056},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.46100255846977234},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4433935284614563},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42279136180877686},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3409436345100403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16229987144470215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1490873098373413},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07795846462249756},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07474419474601746},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2018.8474213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2027149430","https://openalex.org/W2028718094","https://openalex.org/W2101572961","https://openalex.org/W2120147320","https://openalex.org/W2167385408","https://openalex.org/W2568219865","https://openalex.org/W2770955351","https://openalex.org/W2792322109","https://openalex.org/W6731178290","https://openalex.org/W6746123119"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4235807419","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W2106889348","https://openalex.org/W2884916459"],"abstract_inverted_index":{"Performance":[0],"of":[1,5,17,45,49,97,120,154],"VLSI":[2,18,91],"is,":[3],"first":[4],"all,":[6],"its":[7],"high":[8],"operation":[9,92],"speed":[10],"determined":[11],"by":[12],"a":[13,102,121,155],"clock":[14,24,84],"frequency.":[15,85],"Developing":[16],"is":[19,32,68,116,133,142],"oriented":[20],"to":[21,34,70,76],"maximal":[22,38],"possible":[23],"frequency":[25,30],"under":[26],"correct":[27],"functioning.":[28,66],"Clock":[29],"estimation":[31],"reduced":[33],"finding":[35,107],"paths":[36,52,73,88,100],"with":[37],"delays":[39],"(critical":[40],"paths)":[41],"among":[42],"logical":[43],"components":[44],"VLSI.":[46],"But":[47],"some":[48],"the":[50,59,125,129,136,151,161],"selected":[51],"may":[53,89],"be":[54],"false.":[55],"It":[56,67],"means":[57],"that":[58],"path":[60,112],"has":[61],"no":[62],"impact":[63],"on":[64,106,144,147],"component":[65],"necessary":[69],"fmd":[71],"such":[72],"in":[74,101],"order":[75],"exclude":[77],"them":[78],"from":[79,128,150],"consideration":[80],"when":[81],"we":[82],"determine":[83],"Detecting":[86],"false":[87,99],"increase":[90],"speed.":[93],"The":[94,118,140],"precise":[95],"method":[96,141],"fmding":[98],"sequential":[103,156],"circuit":[104],"based":[105,143],"test":[108,126],"pairs":[109],"for":[110],"non-robust":[111],"delay":[113],"faults":[114],"(PDFs)":[115],"developed.":[117],"length":[119],"transfer":[122],"sequence":[123],"delivering":[124],"pair":[127],"initial":[130],"internal":[131],"state":[132],"not":[134],"more":[135],"given":[137],"value":[138],"l.":[139],"applying":[145],"operations":[146],"ROBDDs":[148],"extracted":[149],"combinational":[152],"part":[153],"circuit.":[157],"Experimental":[158],"results":[159],"illustrate":[160],"suggested":[162],"method.":[163]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}