{"id":"https://openalex.org/W2896180301","doi":"https://doi.org/10.1109/iolts.2018.8474097","title":"A Test Register Assignment Method Based on Controller Augmentation to Reduce the Number of Test Patterns","display_name":"A Test Register Assignment Method Based on Controller Augmentation to Reduce the Number of Test Patterns","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2896180301","doi":"https://doi.org/10.1109/iolts.2018.8474097","mag":"2896180301"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2018.8474097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113865938","display_name":"Toshinori Hosokawa","orcid":null},"institutions":[{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]},{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshinori Hosokawa","raw_affiliation_strings":["College of Industrial Technology, Nihon University, Chiba, JAPAN"],"affiliations":[{"raw_affiliation_string":"College of Industrial Technology, Nihon University, Chiba, JAPAN","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015411968","display_name":"Hiroshi Yamazaki","orcid":"https://orcid.org/0000-0001-9434-2957"},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]},{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Yamazaki","raw_affiliation_strings":["College of Industrial Technology, Nihon University, Chiba, JAPAN"],"affiliations":[{"raw_affiliation_string":"College of Industrial Technology, Nihon University, Chiba, JAPAN","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112723413","display_name":"Shun Takeda","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]},{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shun Takeda","raw_affiliation_strings":["Graduate School of Industrial Technology, Nihon University, Chiba, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Industrial Technology, Nihon University, Chiba, JAPAN","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101029241","display_name":"Masayoshi Yoshimura","orcid":null},"institutions":[{"id":"https://openalex.org/I168356945","display_name":"Kyoto Sangyo University","ror":"https://ror.org/05t70xh16","country_code":"JP","type":"education","lineage":["https://openalex.org/I168356945"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayoshi Yoshimura","raw_affiliation_strings":["Faculty of Information Science and Engineering, Kyoto Sangyo University, Kyoto, JAPAN"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Science and Engineering, Kyoto Sangyo University, Kyoto, JAPAN","institution_ids":["https://openalex.org/I168356945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113865938"],"corresponding_institution_ids":["https://openalex.org/I104946051","https://openalex.org/I52706244"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51429968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"e85 d","issue":null,"first_page":"228","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7494826316833496},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7144202589988708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7016763687133789},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6995729804039001},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6456531286239624},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6010093688964844},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5801416039466858},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5547575950622559},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.49645549058914185},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.491240918636322},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48508420586586},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4733284115791321},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45100489258766174},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4399104118347168},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37621012330055237},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31712281703948975},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2320880889892578},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1466885805130005},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11674156785011292},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11619073152542114}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7494826316833496},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7144202589988708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7016763687133789},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6995729804039001},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6456531286239624},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6010093688964844},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5801416039466858},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5547575950622559},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.49645549058914185},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.491240918636322},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48508420586586},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4733284115791321},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45100489258766174},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4399104118347168},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37621012330055237},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31712281703948975},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2320880889892578},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1466885805130005},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11674156785011292},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11619073152542114},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2018.8474097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2018.8474097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W124614662","https://openalex.org/W1549616995","https://openalex.org/W2118133071","https://openalex.org/W2124628240","https://openalex.org/W2130838564","https://openalex.org/W2138251715","https://openalex.org/W2151526282","https://openalex.org/W2162543434","https://openalex.org/W2294157076","https://openalex.org/W2760618420","https://openalex.org/W6632829180","https://openalex.org/W6677649192","https://openalex.org/W6679670324","https://openalex.org/W6744567830"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2154529098","https://openalex.org/W4245595174","https://openalex.org/W2115513740","https://openalex.org/W2539511314","https://openalex.org/W2146381271","https://openalex.org/W2105858357","https://openalex.org/W2989178840"],"abstract_inverted_index":{"Recently,":[0],"it":[1],"is":[2,114],"very":[3],"important":[4],"to":[5,27,54,68,77],"reduce":[6,28],"the":[7,17,29,42,50,97,132],"number":[8,30,84,133],"of":[9,31,44,52,85,99],"test":[10,20,32,86,100,104],"patterns":[11,33,87,135],"by":[12,102,136],"using":[13],"design-for-testability":[14],"(DFT)":[15],"with":[16,81,145],"increase":[18],"in":[19,90],"costs":[21],"for":[22,41,106],"VLSI.":[23],"Especially":[24],"DFT":[25,56,64],"methods":[26],"at":[34,66],"register":[35],"transfer":[36],"level":[37],"(RTL)":[38],"are":[39],"required":[40],"adaptability":[43],"traditional":[45],"VLSI":[46],"design":[47],"flows":[48],"and":[49,75],"reduction":[51],"time":[53],"search":[55],"locations.":[57],"In":[58],"this":[59],"paper,":[60],"we":[61],"propose":[62],"a":[63],"method":[65,95,130],"RTL":[67],"enable":[69],"hardware":[70,107],"elements":[71,108],"including":[72],"operational":[73],"units":[74],"multiplexers":[76],"be":[78],"concurrently":[79],"tested":[80],"as":[82,88],"small":[83],"possible":[89],"scan":[91,147],"testing.":[92],"The":[93],"proposed":[94,129],"enhances":[96],"effectiveness":[98],"compaction":[101],"assigning":[103],"registers":[105],"such":[109],"that":[110,127],"efficient":[111],"concurrent":[112],"testing":[113],"executed":[115],"based":[116],"on":[117,122,142],"controller":[118],"augmentation.":[119],"Experimental":[120],"results":[121],"high-level":[123],"benchmark":[124],"circuits":[125],"show":[126],"our":[128],"reduced":[131],"oftest":[134],"33%with":[137],"7.1":[138],"%":[139],"area":[140],"overhead":[141],"average":[143],"compared":[144],"full":[146],"design.":[148]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}