{"id":"https://openalex.org/W2760467649","doi":"https://doi.org/10.1109/iolts.2017.8046231","title":"Instruction-based self-test for delay faults maximizing operating temperature","display_name":"Instruction-based self-test for delay faults maximizing operating temperature","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2760467649","doi":"https://doi.org/10.1109/iolts.2017.8046231","mag":"2760467649"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2017.8046231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2017.8046231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055856021","display_name":"Nihar Hage","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nihar Hage","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018402972","display_name":"Rohini Gulve","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rohini Gulve","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10430131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"259","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.70709228515625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7037163376808167},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.586887776851654},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5222792625427246},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4720272123813629},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4552553594112396},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34624314308166504},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11723092198371887},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11610457301139832},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10053837299346924}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.70709228515625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7037163376808167},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.586887776851654},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5222792625427246},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4720272123813629},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4552553594112396},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34624314308166504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11723092198371887},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11610457301139832},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10053837299346924},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2017.8046231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2017.8046231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1823755974","https://openalex.org/W1891950198","https://openalex.org/W1965015817","https://openalex.org/W2008823100","https://openalex.org/W2031313028","https://openalex.org/W2041597936","https://openalex.org/W2057694122","https://openalex.org/W2100053469","https://openalex.org/W2107236168","https://openalex.org/W2109879890","https://openalex.org/W2113270322","https://openalex.org/W2114154627","https://openalex.org/W2115795793","https://openalex.org/W2130251866","https://openalex.org/W2147505596","https://openalex.org/W2152887717","https://openalex.org/W2154711067","https://openalex.org/W2407557436","https://openalex.org/W2602994942","https://openalex.org/W2761605584","https://openalex.org/W4235782507","https://openalex.org/W4242469033","https://openalex.org/W4247623734","https://openalex.org/W6676241015","https://openalex.org/W6677178894","https://openalex.org/W6677327242","https://openalex.org/W6745381851"],"related_works":["https://openalex.org/W2033512842","https://openalex.org/W4322734194","https://openalex.org/W4233600955","https://openalex.org/W2913665393","https://openalex.org/W2369695847","https://openalex.org/W3005535424","https://openalex.org/W2994319598","https://openalex.org/W2047067935","https://openalex.org/W1607054433","https://openalex.org/W2110842462"],"abstract_inverted_index":{"In":[0,69,100,124],"today's":[1],"technology,":[2],"reliability":[3,57],"is":[4,51,108,151,167,171],"one":[5],"of":[6,58,84,141,147],"the":[7,21,40,56,82,101,125,148],"major":[8],"challenges.":[9],"Process":[10,25],"variations":[11,26,31,34],"and":[12,32,91,169],"increasing":[13],"power":[14,113],"density":[15],"in":[16,121],"advanced":[17],"technology":[18],"nodes":[19],"make":[20],"condition":[22],"even":[23],"worse.":[24],"during":[27,43],"manufacturing":[28],"induce":[29],"delay":[30,95,128,175],"such":[33],"may":[35],"manifest":[36],"into":[37],"faults":[38,46,96],"at":[39,47,97],"higher":[41,48],"temperature":[42,50,83,90,163],"operation.":[44],"Delay":[45],"functional":[49,89,139],"a":[52,59,85,122,135],"critical":[53],"factor":[54],"for":[55,94,137],"system.":[60],"Current":[61],"DFT-based":[62],"methods":[63],"do":[64],"not":[65],"handle":[66],"this":[67,70],"properly.":[68],"paper,":[71],"we":[72],"propose":[73],"an":[74,142],"instruction":[75],"based":[76,158],"self-test":[77],"(IBST)":[78],"technique":[79,150],"to":[80,88,110,133],"elevate":[81],"chip":[86],"near":[87],"test":[92,129],"it":[93,170],"that":[98],"temperature.":[99],"first":[102],"step,":[103,127],"integer":[104],"linear":[105],"programming":[106],"(ILP)":[107],"used":[109],"find":[111],"out":[112,153],"hungry":[114],"instructions.":[115],"These":[116],"instructions":[117,130],"cause":[118],"maximum":[119],"toggling":[120],"unit.":[123],"second":[126],"are":[131],"combined":[132],"create":[134],"program":[136],"testing":[138],"unit":[140],"out-of-order":[143],"superscalar":[144,159],"processor.":[145,160],"Experimentation":[146],"proposed":[149],"carried":[152],"on":[154],"portable":[155],"ISA":[156],"(PISA)":[157],"Higher":[161],"operating":[162],"95\u00b0C":[164],"\u00b1":[165],"2\u00b0C":[166],"achieved":[168],"maintained":[172],"while":[173],"applying":[174],"test.":[176]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}