{"id":"https://openalex.org/W2757921196","doi":"https://doi.org/10.1109/iolts.2017.8046221","title":"Soft error analysis of MTJ-based logic-in-memory full adder: Threats and solution","display_name":"Soft error analysis of MTJ-based logic-in-memory full adder: Threats and solution","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2757921196","doi":"https://doi.org/10.1109/iolts.2017.8046221","mag":"2757921196"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2017.8046221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2017.8046221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012503931","display_name":"Javad Talafy","orcid":"https://orcid.org/0000-0001-8421-9824"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Javad Talafy","raw_affiliation_strings":["Department af Computer Engineering and Information Technology, Amirkabir University af Technology (Tehran Polytechnic)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department af Computer Engineering and Information Technology, Amirkabir University af Technology (Tehran Polytechnic)","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000749075","display_name":"Hamid R. Zarandi","orcid":"https://orcid.org/0000-0003-1385-4171"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid R. Zarandi","raw_affiliation_strings":["Department af Computer Engineering and Information Technology, Amirkabir University af Technology (Tehran Polytechnic)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department af Computer Engineering and Information Technology, Amirkabir University af Technology (Tehran Polytechnic)","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5848,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70507455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"59","issue":null,"first_page":"207","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7200757265090942},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6544688940048218},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6002549529075623},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5846227407455444},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5440551042556763},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5181533098220825},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46559274196624756},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4393380880355835},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.43064114451408386},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4213941693305969},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3956986963748932},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3833702802658081},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3687335252761841},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15834075212478638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13885152339935303}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7200757265090942},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6544688940048218},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6002549529075623},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5846227407455444},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5440551042556763},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5181533098220825},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46559274196624756},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4393380880355835},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.43064114451408386},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4213941693305969},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3956986963748932},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3833702802658081},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3687335252761841},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15834075212478638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13885152339935303},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2017.8046221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2017.8046221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1974831841","https://openalex.org/W1999684426","https://openalex.org/W2134327605","https://openalex.org/W2318838415"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1993041309","https://openalex.org/W4312888585","https://openalex.org/W2533938775"],"abstract_inverted_index":{"MTJ-based":[0],"logic-in-memory":[1,68],"architecture,":[2],"where":[3],"MTJ":[4,33],"memory":[5],"elements":[6],"with":[7],"spin-injection":[8],"write":[9],"capability":[10],"are":[11],"distributed":[12],"over":[13],"a":[14,66],"logic-circuit":[15],"plane,":[16],"is":[17,56,72,79],"attractive":[18],"design":[19],"template":[20],"to":[21,51,58],"realize":[22,59],"ultra-low-power":[23],"and":[24,49],"reduced":[25],"interconnection":[26],"delay.":[27],"Moreover,":[28],"because":[29],"of":[30,32],"advantages":[31],"cells":[34],"i.e.,":[35],"large":[36],"resistance":[37],"ratio,":[38],"virtually":[39],"unlimited":[40],"endurance,":[41],"fast":[42],"read/write":[43],"accessibility,":[44],"scalability,":[45],"CMOS-process":[46],"compatibility,":[47],"non-volatility":[48],"robustness":[50],"soft":[52,60],"errors,":[53],"this":[54,64],"architecture":[55,71],"expected":[57],"error":[61],"robustness.":[62],"In":[63],"paper,":[65],"robust":[67],"full":[69],"adder":[70],"designed":[73],"based":[74],"on":[75],"susceptibility":[76],"analyses":[77],"which":[78],"done":[80],"in":[81],"previous":[82],"papers.":[83]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}