{"id":"https://openalex.org/W2758524900","doi":"https://doi.org/10.1109/iolts.2017.8046208","title":"Revisiting random access scan for effective enhancement of post-silicon observability","display_name":"Revisiting random access scan for effective enhancement of post-silicon observability","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2758524900","doi":"https://doi.org/10.1109/iolts.2017.8046208","mag":"2758524900"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2017.8046208","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2017.8046208","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100712187","display_name":"B\u0131nod Kumar","orcid":"https://orcid.org/0000-0002-6172-7938"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Binod Kumar","raw_affiliation_strings":["CADSL, Indian Institute of Technology, Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045895620","display_name":"Ankit Jindal","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankit Jindal","raw_affiliation_strings":["CADSL, Indian Institute of Technology, Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan Tudu","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043509318","display_name":"Brajesh Pandey","orcid":"https://orcid.org/0000-0002-4115-1740"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Brajesh Pandey","raw_affiliation_strings":["CADSL, Indian Institute of Technology, Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["CADSL, Indian Institute of Technology, Bombay, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0985068,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"132","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8855330944061279},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8109992742538452},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.6225700378417969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5904141664505005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5559765696525574},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5436796545982361},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5280880331993103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32258495688438416},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0891135036945343}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8855330944061279},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8109992742538452},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.6225700378417969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5904141664505005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5559765696525574},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5436796545982361},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5280880331993103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32258495688438416},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0891135036945343},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2017.8046208","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2017.8046208","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1894414010","https://openalex.org/W1966663633","https://openalex.org/W1981868262","https://openalex.org/W2024436253","https://openalex.org/W2068800414","https://openalex.org/W2077745494","https://openalex.org/W2097306889","https://openalex.org/W2115935202","https://openalex.org/W2122146819","https://openalex.org/W2148677962","https://openalex.org/W2167255265","https://openalex.org/W2603281976","https://openalex.org/W2615684538","https://openalex.org/W4251019760","https://openalex.org/W6677339423","https://openalex.org/W6684812068"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2387706296"],"abstract_inverted_index":{"Due":[0],"to":[1,19,28,106,178],"tremendous":[2],"growth":[3],"in":[4,22,78,134],"complexity":[5],"of":[6,40,43,59,70,81,90,109,121,131,156,159,163,172],"modern":[7],"designs,":[8],"bugs":[9],"inevitably":[10],"escape":[11],"the":[12,23,44,56,76,79,87,96,107,119,164,169,173,179],"pre-silicon":[13],"verification":[14],"stage.":[15],"This":[16,47],"has":[17],"led":[18],"considerable":[20],"increase":[21],"time":[24,115],"and":[25,113],"effort":[26],"dedicated":[27],"post-silicon":[29,53],"validation.":[30],"Debugging":[31],"designs":[32],"at":[33,118],"postsilicon":[34],"stage":[35],"faces":[36],"a":[37,50,68,103,160],"severe":[38],"bottleneck":[39,77],"limited":[41],"observability":[42,183],"internal":[45,132,157],"states.":[46],"paper":[48],"presents":[49],"methodology":[51,85,175],"for":[52,93],"debug":[54,144,148],"utilizing":[55],"special":[57],"features":[58],"progressive":[60],"random":[61],"access":[62],"scan":[63,72,141],"(PRAS).":[64],"The":[65,83,124,146],"PRAS":[66,101,125],"offers":[67,129,150],"read-out":[69],"nondestructive":[71],"values":[73],"which":[74,152],"is":[75,99],"process":[80],"debugging.":[82],"proposed":[84,127,147,174],"avoids":[86],"large":[88],"overhead":[89],"additional":[91],"resources":[92],"debugging":[94],"as":[95,176],"DfT":[97],"architecture":[98,128],"reused.":[100],"provides":[102],"simultaneous":[104],"solution":[105],"problems":[108],"power,":[110],"data":[111],"volume":[112],"application":[114],"during":[116],"testing":[117],"cost":[120],"routing":[122],"overhead.":[123],"based":[126,143,182],"visibility":[130,155],"states":[133,158],"fewer":[135],"clock":[136],"cycles":[137],"than":[138],"traditional":[139],"serial":[140],"chain":[142],"methods.":[145],"scheme":[149],"reconfigurability":[151],"enables":[153],"selective":[154],"certain":[161],"portion":[162],"design.":[165],"Experimental":[166],"results":[167],"indicate":[168],"better":[170],"performance":[171],"compared":[177],"state":[180],"restoration":[181],"enhancement":[184],"techniques.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}