{"id":"https://openalex.org/W2533392450","doi":"https://doi.org/10.1109/iolts.2016.7604709","title":"A high performance scan flip-flop design for serial and mixed mode scan test","display_name":"A high performance scan flip-flop design for serial and mixed mode scan test","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2533392450","doi":"https://doi.org/10.1109/iolts.2016.7604709","mag":"2533392450"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2016.7604709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2016.7604709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078604240","display_name":"Satyadev Ahlawat","orcid":"https://orcid.org/0000-0003-0186-1446"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Satyadev Ahlawat","raw_affiliation_strings":["CADSL, Indian Institute of Technology, Bombay, India"],"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan Tudu","raw_affiliation_strings":["Dept. of Computer Science and Automation, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Automation, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Anzhela Matrosova","raw_affiliation_strings":["Dept. of Applied Mathematics and Cybernatics, Tomsk State University, Russia"],"affiliations":[{"raw_affiliation_string":"Dept. of Applied Mathematics and Cybernatics, Tomsk State University, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["CADSL, Indian Institute of Technology, Bombay, India"],"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology, Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078604240"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.6421,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69010226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8244214057922363},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7495194673538208},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6986335515975952},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6515486240386963},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.642743706703186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6256020665168762},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.623171329498291},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5980591177940369},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4724212884902954},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4366624057292938},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4004679322242737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3953803777694702},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34229108691215515},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2588084936141968},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25213974714279175},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24159088730812073},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21699443459510803},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.14825406670570374},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13121214509010315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12417832016944885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09129977226257324}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8244214057922363},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7495194673538208},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6986335515975952},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6515486240386963},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.642743706703186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6256020665168762},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.623171329498291},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5980591177940369},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4724212884902954},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4366624057292938},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4004679322242737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3953803777694702},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34229108691215515},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2588084936141968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25213974714279175},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24159088730812073},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21699443459510803},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.14825406670570374},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13121214509010315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12417832016944885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09129977226257324},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iolts.2016.7604709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2016.7604709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:55490","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1910876692","https://openalex.org/W1983621102","https://openalex.org/W2025698297","https://openalex.org/W2047986181","https://openalex.org/W2072555249","https://openalex.org/W2106669085","https://openalex.org/W2108161550","https://openalex.org/W2111667834","https://openalex.org/W2112705672","https://openalex.org/W2135129887","https://openalex.org/W2140868550","https://openalex.org/W2147860237","https://openalex.org/W2149483871","https://openalex.org/W2167255265","https://openalex.org/W2295818289","https://openalex.org/W2762065359","https://openalex.org/W6676710984","https://openalex.org/W6684812068"],"related_works":["https://openalex.org/W2117171289","https://openalex.org/W1852363244","https://openalex.org/W1501621551","https://openalex.org/W2888456858","https://openalex.org/W2001654810","https://openalex.org/W2127184179","https://openalex.org/W2049913894","https://openalex.org/W2080818541","https://openalex.org/W2537616607","https://openalex.org/W1941705313"],"abstract_inverted_index":{"Over":[0],"the":[1,8,64,69,85,98,101,122,132,136,146,154],"years,":[2],"serial":[3,38,126,177],"scan":[4,59,65,90,105,117,133,163,168,178,185],"design":[5,60,106,119,130,141,156],"has":[6,23,92],"became":[7,93],"defacto":[9],"Design":[10],"for":[11],"Testability":[12],"(DFT)":[13],"technique.":[14],"The":[15,55,128,139],"ease":[16],"of":[17,58,71,104,125,149],"testing":[18],"and":[19,51],"high":[20,77],"test":[21,45,48,52,169],"coverage":[22],"made":[24],"it":[25,171],"to":[26,63,68,96],"gain":[27],"wide":[28],"spread":[29],"industrial":[30],"acceptance.":[31],"However,":[32],"there":[33],"are":[34],"associated":[35],"penalties":[36,41],"with":[37,80],"scan.":[39,127],"These":[40],"include":[42],"performance":[43,56,86,100,123,150],"degradation,":[44],"data":[46],"volume,":[47],"application":[49],"time,":[50],"power":[53],"dissipation.":[54],"overhead":[57,103,124],"is":[61],"due":[62],"multiplexers":[66],"added":[67],"inputs":[70],"every":[72],"flip-flop.":[73],"In":[74,110],"today's":[75],"very":[76],"speed":[78],"designs":[79],"minimum":[81],"possible":[82],"combinational":[83],"depth,":[84],"degradation":[87],"caused":[88],"by":[89],"multiplexer":[91,134],"magnified.":[94],"Hence":[95],"maintain":[97],"circuit":[99],"timing":[102],"must":[107],"be":[108,158,173],"addressed.":[109],"this":[111],"paper":[112],"we":[113],"propose":[114],"a":[115,161,176],"new":[116],"flip-flop":[118,164],"that":[120],"eliminates":[121],"proposed":[129,140,155],"removes":[131],"off":[135],"functional":[137,147],"path.":[138],"can":[142,157,172],"help":[143],"in":[144,165],"improving":[145],"frequency":[148],"critical":[151],"designs.":[152],"Furthermore,":[153],"used":[159,174],"as":[160,175,180,182],"common":[162],"mixed":[166],"mode":[167],"wherein":[170],"cell":[179],"well":[181],"random":[183],"access":[184],"RAS)":[186],"cell.":[187]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}