{"id":"https://openalex.org/W1514311748","doi":"https://doi.org/10.1109/iolts.2015.7229847","title":"A single chip dependable and adaptable payload Data Processing Unit","display_name":"A single chip dependable and adaptable payload Data Processing Unit","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1514311748","doi":"https://doi.org/10.1109/iolts.2015.7229847","mag":"1514311748"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2015.7229847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2015.7229847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004548184","display_name":"N. Kranitis","orcid":"https://orcid.org/0000-0002-0521-4433"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nektarios Kranitis","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009630594","display_name":"Antonis Tsigkanos","orcid":"https://orcid.org/0000-0001-5017-3784"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonis Tsigkanos","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111635522","display_name":"George Theodorou","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Theodorou","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082569133","display_name":"Ioannis V. Sideris","orcid":"https://orcid.org/0000-0001-7454-7285"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Sideris","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087973205","display_name":"A. Paschalis","orcid":"https://orcid.org/0000-0002-6236-4227"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonis Paschalis","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02057117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"v1 0 1","issue":null,"first_page":"138","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7934457659721375},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7449173927307129},{"id":"https://openalex.org/keywords/payload","display_name":"Payload (computing)","score":0.6851192712783813},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6276443600654602},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5658470392227173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5471065640449524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5071208477020264},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45522722601890564},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4244285225868225},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3281756639480591}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7934457659721375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7449173927307129},{"id":"https://openalex.org/C134066672","wikidata":"https://www.wikidata.org/wiki/Q1424639","display_name":"Payload (computing)","level":3,"score":0.6851192712783813},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6276443600654602},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5658470392227173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5471065640449524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5071208477020264},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45522722601890564},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4244285225868225},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3281756639480591},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2015.7229847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2015.7229847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W760150624","https://openalex.org/W1976834654","https://openalex.org/W1989864742","https://openalex.org/W1990779019","https://openalex.org/W2042559559","https://openalex.org/W2121144243","https://openalex.org/W2126864610","https://openalex.org/W2151476508","https://openalex.org/W2171823768","https://openalex.org/W4230831702","https://openalex.org/W6622299989"],"related_works":["https://openalex.org/W3023202431","https://openalex.org/W1984105700","https://openalex.org/W1525346225","https://openalex.org/W1513974833","https://openalex.org/W1535397071","https://openalex.org/W2020254467","https://openalex.org/W1521892965","https://openalex.org/W2759093520","https://openalex.org/W2204754129","https://openalex.org/W1991847360"],"abstract_inverted_index":{"The":[0,108,146],"current":[1],"state-of-the-art":[2],"space-grade":[3,104,168],"reconfigurable":[4],"SRAM":[5,36],"FPGAs":[6,49],"provide":[7],"unprecedented":[8],"levels":[9],"of":[10,118,148,166],"integration":[11],"and":[12,14,50,64,84,94,134],"performance":[13],"advanced":[15],"features":[16],"previously":[17],"available":[18],"only":[19],"to":[20,137],"commercial":[21,163],"developers":[22],"such":[23],"as":[24],"dynamic":[25],"partial":[26],"reconfiguration.":[27],"On-board":[28],"payload":[29,96],"data":[30,87],"processing":[31,88],"based":[32,38,101],"on":[33,102],"an":[34,53,119],"adaptable":[35,54,83,95],"FPGA":[37],"hardware":[39,157],"platform":[40,159],"offers":[41],"unique":[42],"advantages":[43],"over":[44],"both":[45],"one-time":[46],"programmable":[47],"anti-fuse":[48],"ASICs,":[51],"enabling":[52],"instrument":[55,76],"with":[56,81],"significant":[57],"savings":[58],"in":[59,90],"mass,":[60],"power,":[61],"cost,":[62],"resources":[63],"flexibility.":[65],"In":[66],"this":[67],"paper,":[68],"for":[69],"the":[70,75,103,116,149,162,167],"first":[71],"time,":[72],"we":[73],"integrate":[74],"system":[77],"supervisor":[78],"processor":[79],"along":[80],"dedicated,":[82],"high-performance":[85],"on-board":[86],"functions":[89],"a":[91,123,156],"single-chip,":[92],"dependable":[93],"Data":[97],"Processing":[98],"Unit":[99],"(DPU),":[100],"Xilinx":[105,169],"Virtex-5QV":[106,170],"FPGA.":[107,171],"introduced":[109],"single-chip":[110,151],"DPU":[111,152],"supports":[112],"self-configuration":[113],"management":[114],"without":[115],"requirement":[117],"external":[120],"configurator/scrubber.":[121],"Furthermore,":[122],"system-level":[124],"SEE":[125],"mitigation":[126],"strategy":[127],"is":[128,153],"proposed":[129,150],"that":[130,160],"employs":[131],"EDAC,":[132],"TMR":[133],"internal":[135],"scrubbing":[136],"guarantee":[138],"total":[139],"immunity":[140],"under":[141],"extremely":[142],"harsh":[143],"radiation":[144],"environments.":[145],"functionality":[147],"validated":[154],"using":[155],"demonstrator":[158],"hosts":[161],"equivalent":[164],"(XC5VFX130T)":[165]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}