{"id":"https://openalex.org/W1541035134","doi":"https://doi.org/10.1109/iolts.2015.7229827","title":"Optimization of SEU emulation on SRAM FPGAs based on sensitiveness analysis","display_name":"Optimization of SEU emulation on SRAM FPGAs based on sensitiveness analysis","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1541035134","doi":"https://doi.org/10.1109/iolts.2015.7229827","mag":"1541035134"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2015.7229827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2015.7229827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059411673","display_name":"Anis Souari","orcid":"https://orcid.org/0000-0001-5347-2042"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Anis Souari","raw_affiliation_strings":["Department of Electrical Engineering, Ecole de Technologie Supericurc Montreal, Canada","[Dept. of Electrical Engineering, \u00c9cole de Technologie Sup\u00e9rieure, Montreal, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole de Technologie Supericurc Montreal, Canada","institution_ids":["https://openalex.org/I9736820"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, \u00c9cole de Technologie Sup\u00e9rieure, Montreal, Canada]","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065451135","display_name":"Claude Thibeault","orcid":"https://orcid.org/0000-0003-1765-9170"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Claude Thibeault","raw_affiliation_strings":["Department of Electrical Engineering, Ecole de Technologie Supericurc Montreal, Canada","[Dept. of Electrical Engineering, \u00c9cole de Technologie Sup\u00e9rieure, Montreal, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole de Technologie Supericurc Montreal, Canada","institution_ids":["https://openalex.org/I9736820"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, \u00c9cole de Technologie Sup\u00e9rieure, Montreal, Canada]","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071840145","display_name":"Yves Blaqui\u00e8re","orcid":"https://orcid.org/0000-0001-6204-7427"},"institutions":[{"id":"https://openalex.org/I159129438","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al","ror":"https://ror.org/002rjbv21","country_code":"CA","type":"education","lineage":["https://openalex.org/I159129438","https://openalex.org/I49663120"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yves Blaquiere","raw_affiliation_strings":["Department of Informatics, Univcrsite du Quebec a Montr\u00e9al, Montr\u00e9al, Canada","Department of Informatics, Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Univcrsite du Quebec a Montr\u00e9al, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I159129438"]},{"raw_affiliation_string":"Department of Informatics, Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I159129438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018591544","display_name":"Raoul Velazco","orcid":"https://orcid.org/0000-0002-0902-0783"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Raoul Velazco","raw_affiliation_strings":["TIMA Univ., Grenoble Alpes, Grenoble, France","TIMA, Univ. Grenoble Alpes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Univ., Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3887,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64568081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"36","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.8857327103614807},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.838344931602478},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8360825181007385},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7413888573646545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6387648582458496},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.6105638742446899},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5036343932151794},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4819781184196472},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4510284960269928},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.43883711099624634},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32429957389831543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27861833572387695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.256719172000885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2065468728542328},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11871415376663208}],"concepts":[{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.8857327103614807},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.838344931602478},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8360825181007385},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7413888573646545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6387648582458496},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.6105638742446899},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5036343932151794},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4819781184196472},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4510284960269928},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.43883711099624634},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32429957389831543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27861833572387695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.256719172000885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2065468728542328},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11871415376663208},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2015.7229827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2015.7229827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 21st International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W42103239","https://openalex.org/W45537766","https://openalex.org/W1965860423","https://openalex.org/W2001026099","https://openalex.org/W2031376232","https://openalex.org/W2056851175","https://openalex.org/W2068092644","https://openalex.org/W2074424068","https://openalex.org/W2093752973","https://openalex.org/W2099181090","https://openalex.org/W2113191061","https://openalex.org/W2123934961","https://openalex.org/W2131870889","https://openalex.org/W2135743241","https://openalex.org/W2329594518","https://openalex.org/W6601693666","https://openalex.org/W6601859380"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2118560622","https://openalex.org/W2145233434","https://openalex.org/W1855332479","https://openalex.org/W2951106856","https://openalex.org/W4308112022","https://openalex.org/W2122965477","https://openalex.org/W2111105659"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"new":[4,56,85],"and":[5,45],"highly":[6],"efficient":[7],"approach":[8,31,57,86],"for":[9],"the":[10,16,46,62,69,72,76,84,88],"estimation":[11,73],"by":[12],"fault":[13,33,91],"injection":[14,34,70,92],"of":[15,22,48,64,75,101],"sensitivity":[17],"to":[18,42,98],"Single":[19],"Event":[20],"Upsets":[21],"circuits":[23],"implemented":[24],"in":[25,35],"Xilinx":[26],"SRAM-based":[27],"FPGAs.":[28],"The":[29,55,80],"proposed":[30],"prioritizes":[32],"specific":[36],"configuration":[37],"bits":[38,66,78],"subsets":[39],"defined":[40],"according":[41],"their":[43],"contents":[44],"type":[47],"FPGA":[49],"resources":[50],"that":[51,83],"they":[52],"are":[53],"configuring.":[54],"also":[58],"allows":[59],"maximizing":[60],"either":[61],"number":[63],"critical":[65,77],"flipped":[67],"during":[68],"or":[71],"accuracy":[74],"number.":[79],"results":[81],"show":[82],"outperforms":[87],"traditional":[89],"random":[90],"with":[93],"speed":[94],"up":[95,97],"factors":[96],"two":[99],"orders":[100],"magnitude.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}