{"id":"https://openalex.org/W2052933584","doi":"https://doi.org/10.1109/iolts.2014.6873677","title":"A novel methodology to increase fault tolerance in autonomous FPGA-based systems","display_name":"A novel methodology to increase fault tolerance in autonomous FPGA-based systems","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2052933584","doi":"https://doi.org/10.1109/iolts.2014.6873677","mag":"2052933584"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2014.6873677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2014.6873677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2571940/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stefano Di Carlo","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031192719","display_name":"Giulio Gambardella","orcid":"https://orcid.org/0000-0001-6183-5077"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giulio Gambardella","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063110361","display_name":"Daniele Rolfo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Rolfo","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015526649","display_name":"Pascal Trotta","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pascal Trotta","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011079176","display_name":"Alessandro Vallero","orcid":"https://orcid.org/0000-0001-5058-9608"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Vallero","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5026593274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.6991,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.86330948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"6","issue":null,"first_page":"87","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.9168601632118225},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8720932006835938},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8211992979049683},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.734809160232544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6789398789405823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6550225019454956},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5460654497146606},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5161486864089966},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4968262016773224},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.43550291657447815},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4303790330886841},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4296364188194275},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3786908686161041},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18366894125938416},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12487539649009705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0853099524974823}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.9168601632118225},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8720932006835938},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8211992979049683},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.734809160232544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6789398789405823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6550225019454956},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5460654497146606},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5161486864089966},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4968262016773224},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.43550291657447815},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4303790330886841},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4296364188194275},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3786908686161041},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18366894125938416},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12487539649009705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0853099524974823},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iolts.2014.6873677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2014.6873677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2571940","is_oa":true,"landing_page_url":"http://porto.polito.it/2571940/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2571940","is_oa":true,"landing_page_url":"http://porto.polito.it/2571940/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W48552920","https://openalex.org/W173426716","https://openalex.org/W1591874831","https://openalex.org/W1767399337","https://openalex.org/W1983942558","https://openalex.org/W2000704182","https://openalex.org/W2007565138","https://openalex.org/W2016942108","https://openalex.org/W2017492515","https://openalex.org/W2049041102","https://openalex.org/W2055871370","https://openalex.org/W2059265215","https://openalex.org/W2079526935","https://openalex.org/W2091854345","https://openalex.org/W2112375479","https://openalex.org/W2116173575","https://openalex.org/W2120034842","https://openalex.org/W2135181769","https://openalex.org/W2135225513","https://openalex.org/W2137622395","https://openalex.org/W2169480831","https://openalex.org/W4247459444","https://openalex.org/W4255763336","https://openalex.org/W6601961538"],"related_works":["https://openalex.org/W795270372","https://openalex.org/W2137412894","https://openalex.org/W3018727313","https://openalex.org/W2373958571","https://openalex.org/W1526253314","https://openalex.org/W1864358311","https://openalex.org/W2163463765","https://openalex.org/W2130594209","https://openalex.org/W2007562802","https://openalex.org/W1994651680"],"abstract_inverted_index":{"Nowadays":[0],"Field-Programmable":[1],"Gate":[2],"Arrays":[3],"(FP-GAs)":[4],"are":[5,17],"increasingly":[6],"used":[7],"in":[8,36],"critical":[9],"applications.":[10],"In":[11],"these":[12],"scenarios":[13],"fault":[14,34],"tolerance":[15,35],"techniques":[16],"needed":[18],"to":[19,31,48,51,67,83,116],"increase":[20],"system":[21,54,95],"dependability":[22],"and":[23,58,111],"lifetime.":[24],"This":[25],"paper":[26],"proposes":[27],"a":[28,53,85],"novel":[29],"methodology":[30,61],"achieve":[32],"autonomous":[33],"FPGA-based":[37],"systems":[38],"affected":[39],"by":[40,106],"permanent":[41,92],"faults.":[42],"A":[43,77],"design":[44],"flow":[45],"is":[46,80],"defined":[47],"help":[49],"designers":[50],"build":[52],"with":[55,114],"increased":[56],"lifetime":[57],"availability.":[59],"The":[60],"exploits":[62],"Dynamic":[63],"Partial":[64],"Reconfiguration":[65],"(DPR)":[66],"relocate":[68],"at":[69],"run-time":[70],"faulty":[71],"modules":[72],"implemented":[73],"onto":[74],"the":[75,89,94,101,108,112],"FPGA.":[76],"partitioning":[78],"method":[79],"also":[81],"presented":[82],"provide":[84],"solution":[86],"which":[87],"maximizes":[88],"number":[90],"of":[91],"faults":[93],"can":[96],"tolerate.":[97],"Experimental":[98],"results":[99],"highlight":[100],"negligible":[102],"performance":[103],"degradation":[104],"introduced":[105],"applying":[107],"proposed":[109],"methodology,":[110],"improvements":[113],"respect":[115],"state-of-the-art":[117],"solutions.":[118]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}