{"id":"https://openalex.org/W2008492897","doi":"https://doi.org/10.1109/iolts.2013.6604089","title":"The functional and performance tolerance of GPUs to permanent faults in registers","display_name":"The functional and performance tolerance of GPUs to permanent faults in registers","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2008492897","doi":"https://doi.org/10.1109/iolts.2013.6604089","mag":"2008492897"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2013.6604089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2013.6604089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050643198","display_name":"Sotiris Tselonis","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Sotiris Tselonis","raw_affiliation_strings":["Computer Architecture Laboratory, University of Athens, Greece","Comput. Archit. Lab., Univ. of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Laboratory, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Comput. Archit. Lab., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885027","display_name":"Vasilis Dimitsas","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasilis Dimitsas","raw_affiliation_strings":["Computer Architecture Laboratory, University of Athens, Greece","Comput. Archit. Lab., Univ. of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Laboratory, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Comput. Archit. Lab., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris Gizopoulos","raw_affiliation_strings":["Computer Architecture Laboratory, University of Athens, Greece","Comput. Archit. Lab., Univ. of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Laboratory, University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Comput. Archit. Lab., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050643198"],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":2.2065,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8748326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8645751476287842},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.7958675026893616},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7580440640449524},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6909302473068237},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.6861000061035156},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.6624609231948853},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.6617521047592163},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5965383052825928},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5561434626579285},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5326257348060608},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44697296619415283},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.41475510597229004},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3619929254055023},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17969214916229248}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8645751476287842},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.7958675026893616},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7580440640449524},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6909302473068237},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.6861000061035156},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.6624609231948853},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.6617521047592163},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5965383052825928},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5561434626579285},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5326257348060608},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44697296619415283},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.41475510597229004},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3619929254055023},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17969214916229248}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2013.6604089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2013.6604089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1583519197","https://openalex.org/W1977722048","https://openalex.org/W1979527452","https://openalex.org/W2031533321","https://openalex.org/W2035367755","https://openalex.org/W2047616663","https://openalex.org/W2123475473","https://openalex.org/W2131175011","https://openalex.org/W2135719553","https://openalex.org/W2162546540","https://openalex.org/W2167502740","https://openalex.org/W2305442696","https://openalex.org/W4301904256","https://openalex.org/W6685065516","https://openalex.org/W6698086541"],"related_works":["https://openalex.org/W2806898911","https://openalex.org/W2893090833","https://openalex.org/W2156943226","https://openalex.org/W2064330900","https://openalex.org/W2087375070","https://openalex.org/W2755264124","https://openalex.org/W564427","https://openalex.org/W2085124982","https://openalex.org/W2187267005","https://openalex.org/W2770405949"],"abstract_inverted_index":{"Massively":[0],"parallel":[1],"many-core":[2],"Graphics":[3],"Processing":[4],"Unit":[5],"(GPU)":[6],"architectures":[7,166],"offer":[8],"significant":[9],"performance":[10,126],"speedup":[11],"in":[12,36,47,56,81,114,120,133,150,173],"workloads":[13],"with":[14],"thread-level":[15,140],"parallelism":[16],"compared":[17],"to":[18,78,143,167],"contemporary":[19],"multicore":[20],"CPUs.":[21],"For":[22],"this":[23,67],"reason,":[24],"general-purpose":[25],"computing":[26,43],"using":[27],"GPUs":[28,77,129],"(GPGPU)":[29],"is":[30],"a":[31,91,97],"rapidly":[32],"expanding":[33],"research":[34],"direction":[35],"different":[37,174],"contexts.":[38],"Unlike":[39],"graphics":[40],"processing,":[41],"GPGPU":[42,99],"requires":[44],"reliable":[45],"operation":[46],"the":[48,72,107,115,125,144,151,160],"presence":[49,116,145],"of":[50,74,76,109,117,128,146,153,164],"hardware":[51,137],"faults":[52,80,119,149,168],"whose":[53],"occurrence":[54],"probabilities":[55],"current":[57],"and":[58,105,169,176],"forthcoming":[59],"advanced":[60],"manufacturing":[61],"technologies":[62],"will":[63],"be":[64],"significant.":[65],"In":[66],"paper,":[68],"we":[69,102,123],"focus":[70],"on":[71,96],"aspect":[73],"tolerance":[75,127,163],"permanent":[79,118,148],"their":[82,154],"most":[83],"critical":[84],"storage":[85],"elements:":[86],"register":[87],"files.":[88],"By":[89],"performing":[90],"comprehensive":[92],"fault":[93],"injection":[94],"campaign":[95],"cycle-accurate":[98],"architectural":[100],"simulator,":[101],"first":[103],"evaluate":[104],"classify":[106],"behavior":[108],"NVIDIA":[110],"GPU":[111],"CUDA":[112],"kernels":[113],"registers.":[121],"Moreover,":[122],"analyze":[124],"when":[130],"they":[131],"operate":[132],"degraded":[134],"mode":[135],"(less":[136],"resources,":[138],"less":[139],"parallelism)":[141],"due":[142],"multiple":[147],"registers":[152],"streaming":[155],"multiprocessors.":[156],"Our":[157],"findings":[158],"confirm":[159],"intuitively":[161],"expected":[162],"these":[165],"also":[170],"quantify":[171],"it":[172],"configurations":[175],"modes.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}