{"id":"https://openalex.org/W2042824599","doi":"https://doi.org/10.1109/iolts.2013.6604071","title":"Online error detection in multiprocessor chips: A test scheduling study","display_name":"Online error detection in multiprocessor chips: A test scheduling study","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2042824599","doi":"https://doi.org/10.1109/iolts.2013.6604071","mag":"2042824599"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2013.6604071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2013.6604071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045754571","display_name":"Manolis Kaliorakis","orcid":"https://orcid.org/0000-0002-8067-240X"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Manolis Kaliorakis","raw_affiliation_strings":["Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067900257","display_name":"Nikos Foutris","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikos Foutris","raw_affiliation_strings":["Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris Gizopoulos","raw_affiliation_strings":["Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Mihalis Psarakis","raw_affiliation_strings":["Dept. of Informatics, University of Piraeus, Greece","Dept. of Inf., Univ. of Piraeus, Piraeus, Greece#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Piraeus, Piraeus, Greece#TAB#","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087973205","display_name":"A. Paschalis","orcid":"https://orcid.org/0000-0002-6236-4227"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonis Paschalis","raw_affiliation_strings":["Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Dept. of Inf. & Telecomm., Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8966,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7136254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"6","issue":null,"first_page":"169","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8368942737579346},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6606775522232056},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6222322583198547},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6097708344459534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5857177376747131},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4306759834289551},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42523714900016785},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3816482424736023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08052238821983337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8368942737579346},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6606775522232056},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6222322583198547},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6097708344459534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5857177376747131},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4306759834289551},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42523714900016785},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3816482424736023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08052238821983337},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2013.6604071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2013.6604071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2006500015","https://openalex.org/W2046441569","https://openalex.org/W2088943630","https://openalex.org/W2095733582","https://openalex.org/W2162696040"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W3023876411","https://openalex.org/W2807819249","https://openalex.org/W123152114","https://openalex.org/W2502691491","https://openalex.org/W2120080222","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2119122672"],"abstract_inverted_index":{"Multicore":[0],"architectures":[1,17],"are":[2],"employed":[3,42],"in":[4,25,81,89],"the":[5,45,64,71],"majority":[6],"of":[7,75,93],"computing":[8],"domains":[9],"(general-purpose":[10],"microprocessors":[11],"as":[12,14,19],"well":[13],"specialized":[15],"high-performance":[16],"such":[18,26],"network":[20],"processors).":[21],"Online":[22],"error":[23,77],"detection":[24,78],"chips":[27,83],"can":[28,52],"employ":[29],"effective":[30,37],"techniques":[31],"from":[32],"single":[33],"core":[34],"microprocessors,":[35],"however,":[36],"test":[38,48,86],"scheduling":[39,80],"should":[40],"be":[41],"to":[43,56],"minimize":[44],"overall":[46],"chip":[47],"execution":[49,87],"time":[50,88],"which":[51],"significantly":[53],"increase":[54],"due":[55],"congestion":[57],"on":[58],"common":[59],"hardware":[60],"resources":[61],"used":[62],"by":[63],"cores.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69],"analyze":[70],"most":[72],"important":[73],"aspects":[74],"online":[76],"and":[79,84],"multiprocessor":[82],"evaluate":[85],"several":[90],"different":[91],"configurations":[92],"Intel's":[94],"SCC":[95],"architecture.":[96]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}