{"id":"https://openalex.org/W1987060010","doi":"https://doi.org/10.1109/iolts.2012.6313868","title":"Logic masking for SET Mitigation Using Approximate Logic Circuits","display_name":"Logic masking for SET Mitigation Using Approximate Logic Circuits","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W1987060010","doi":"https://doi.org/10.1109/iolts.2012.6313868","mag":"1987060010"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2012.6313868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2012.6313868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028702052","display_name":"A. Sanchez-Clemente","orcid":null},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Sanchez-Clemente","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electronic Technology Department/Universidad Carlos III de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electronic Technology Department/Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022411878","display_name":"Luis Entrena","orcid":"https://orcid.org/0000-0001-6021-165X"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"L. Entrena","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electronic Technology Department/Universidad Carlos III de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electronic Technology Department/Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039590345","display_name":"M. Garc\u00eda-Valderas","orcid":"https://orcid.org/0000-0003-1615-1607"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Garcia-Valderas","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electronic Technology Department/Universidad Carlos III de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electronic Technology Department/Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067423177","display_name":"C. L\u00f3pez-Ongil","orcid":"https://orcid.org/0000-0001-9451-6611"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Lopez-Ongil","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electronic Technology Department/Universidad Carlos III de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electronic Technology Department/Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.998,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.91380951,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"20","issue":null,"first_page":"176","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7314673066139221},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6967836618423462},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5969146490097046},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5881087183952332},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.512586772441864},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46823543310165405},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.45392462611198425},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4518928825855255},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4386482834815979},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.42560943961143494},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41879743337631226},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4186600148677826},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.418654203414917},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.410905659198761},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3920949697494507},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3701495826244354},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19188931584358215},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12462535500526428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10803118348121643}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7314673066139221},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6967836618423462},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5969146490097046},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5881087183952332},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.512586772441864},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46823543310165405},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.45392462611198425},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4518928825855255},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4386482834815979},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.42560943961143494},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41879743337631226},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4186600148677826},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.418654203414917},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.410905659198761},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3920949697494507},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3701495826244354},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19188931584358215},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12462535500526428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10803118348121643},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iolts.2012.6313868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2012.6313868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:accedacris.ulpgc.es:10553/121784","is_oa":false,"landing_page_url":"http://hdl.handle.net/10553/121784","pdf_url":null,"source":{"id":"https://openalex.org/S4306400136","display_name":"Acceda (Universidad de Las Palmas de Gran Canaria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012","raw_type":"info:eu-repo/semantics/conferenceobject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1541483005","https://openalex.org/W1870528983","https://openalex.org/W1999039453","https://openalex.org/W2044069930","https://openalex.org/W2071068906","https://openalex.org/W2099814721","https://openalex.org/W2100669545","https://openalex.org/W2104122494","https://openalex.org/W2106481530","https://openalex.org/W2109233612","https://openalex.org/W2109593579","https://openalex.org/W2117984621","https://openalex.org/W2162256736","https://openalex.org/W6676326132"],"related_works":["https://openalex.org/W2161516870","https://openalex.org/W2169576796","https://openalex.org/W29481652","https://openalex.org/W3143654744","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2168652618","https://openalex.org/W2085176210","https://openalex.org/W3114476551"],"abstract_inverted_index":{"Logic":[0],"masking":[1],"approaches":[2],"for":[3,108],"Single-Event":[4],"Transient":[5],"(SET)":[6],"mitigation":[7],"use":[8],"hardware":[9],"redundancy":[10],"to":[11,46,64,89],"mask":[12],"the":[13,43,74,91],"propagation":[14],"of":[15,76,106],"SET":[16],"effects.":[17],"Conventional":[18],"techniques,":[19],"such":[20],"as":[21],"Triple-Modular":[22],"Redundancy":[23],"(TMR),":[24],"can":[25,41,102],"guarantee":[26],"full":[27],"fault":[28],"coverage,":[29],"but":[30],"they":[31],"also":[32],"introduce":[33],"very":[34],"large":[35],"overheads.":[36,55,115],"Alternatively,":[37],"approximate":[38,66],"logic":[39,67],"circuits":[40,68],"provide":[42,103],"necessary":[44],"flexibility":[45],"find":[47],"an":[48],"optimal":[49],"balance":[50],"between":[51,111],"error":[52,94,112],"coverage":[53,113],"and":[54,101,114],"In":[56],"this":[57],"work,":[58],"we":[59],"propose":[60],"a":[61,104],"new":[62],"approach":[63,98],"build":[65],"driven":[69],"by":[70],"testability":[71,86],"estimations.":[72],"Using":[73],"concept":[75],"unate":[77],"functions,":[78],"approximations":[79],"are":[80],"performed":[81],"in":[82,87],"lines":[83],"with":[84],"low":[85],"order":[88],"minimize":[90],"impact":[92],"on":[93],"coverage.":[95],"The":[96],"proposed":[97],"is":[99],"scalable":[100],"variety":[105],"solutions":[107],"different":[109],"trade-offs":[110]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}