{"id":"https://openalex.org/W2099302199","doi":"https://doi.org/10.1109/iolts.2011.5993844","title":"Loopback output router for reliable Network on Chip","display_name":"Loopback output router for reliable Network on Chip","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2099302199","doi":"https://doi.org/10.1109/iolts.2011.5993844","mag":"2099302199"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2011.5993844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2011.5993844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International On-Line Testing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020025860","display_name":"C\u00e9dric Killian","orcid":"https://orcid.org/0000-0003-1525-4225"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Killian","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","institution_ids":[]},{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036139436","display_name":"Camel Tanougast","orcid":"https://orcid.org/0000-0002-5399-1683"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Tanougast","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","institution_ids":[]},{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031641791","display_name":"F. Monteiro","orcid":"https://orcid.org/0009-0007-9250-0676"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Monteiro","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","institution_ids":[]},{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111757132","display_name":"A. Dandache","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Dandache","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine-Metz, Metz, France","institution_ids":[]},{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7314,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74370597,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"206","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.867160439491272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7844433784484863},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.66779625415802},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6386935710906982},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6177324652671814},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6001004576683044},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.558357298374176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5508102774620056},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.522443950176239},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4929029941558838},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4836086332798004},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10816842317581177}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.867160439491272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7844433784484863},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.66779625415802},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6386935710906982},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6177324652671814},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6001004576683044},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.558357298374176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5508102774620056},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.522443950176239},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4929029941558838},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4836086332798004},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10816842317581177},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2011.5993844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2011.5993844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International On-Line Testing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2099270794","https://openalex.org/W2135241043","https://openalex.org/W2136961361","https://openalex.org/W6674921541"],"related_works":["https://openalex.org/W2540538829","https://openalex.org/W1493565963","https://openalex.org/W3015794818","https://openalex.org/W2085433111","https://openalex.org/W2277086427","https://openalex.org/W2183601056","https://openalex.org/W2078098234","https://openalex.org/W2063918256","https://openalex.org/W3181416725","https://openalex.org/W1950831769"],"abstract_inverted_index":{"We":[0,50],"present":[1,51],"a":[2],"new":[3],"reliable":[4],"high-performance":[5],"interconnection":[6],"approach":[7,23],"destined":[8],"for":[9],"complex":[10],"System":[11],"on":[12,15],"Chip":[13],"based":[14],"the":[16,27,45,52,56],"network-centric":[17],"approach.":[18],"The":[19],"originality":[20],"of":[21,29,55],"our":[22],"is":[24,48],"to":[25],"avoid":[26],"lost":[28],"data":[30,37],"packets,":[31],"detect":[32],"routing":[33],"errors":[34],"and":[35,60],"reduce":[36],"packets":[38],"latency":[39],"by":[40],"emptying":[41],"output":[42],"buffer":[43],"when":[44],"neighbour":[46],"router":[47],"unavailable.":[49],"basic":[53],"concepts":[54],"reliability":[57],"communication":[58],"technique":[59],"FPGA":[61],"implementations.":[62]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}