{"id":"https://openalex.org/W2111349121","doi":"https://doi.org/10.1109/iolts.2011.5993833","title":"A comprehensive soft error analysis methodology for SoCs/ASICs memory instances","display_name":"A comprehensive soft error analysis methodology for SoCs/ASICs memory instances","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2111349121","doi":"https://doi.org/10.1109/iolts.2011.5993833","mag":"2111349121"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2011.5993833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2011.5993833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International On-Line Testing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010087541","display_name":"Dan Alexandrescu","orcid":"https://orcid.org/0000-0002-8294-7534"},"institutions":[{"id":"https://openalex.org/I4210094065","display_name":"Amplitude Technologies (France)","ror":"https://ror.org/00m4kzh57","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210094065"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Dan Alexandrescu","raw_affiliation_strings":["iRoC Technologies, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"iRoC Technologies, Grenoble, France","institution_ids":["https://openalex.org/I4210094065"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010087541"],"corresponding_institution_ids":["https://openalex.org/I4210094065"],"apc_list":null,"apc_paid":null,"fwci":2.1197,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.88358455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"175","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8187318444252014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.765230119228363},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.7038159370422363},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6635318398475647},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6089765429496765},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5835813879966736},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5280892252922058},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42323780059814453},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3890409469604492},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2209782898426056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18472900986671448},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16980451345443726},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11297252774238586},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.0847879946231842}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8187318444252014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.765230119228363},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.7038159370422363},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6635318398475647},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6089765429496765},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5835813879966736},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5280892252922058},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42323780059814453},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3890409469604492},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2209782898426056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18472900986671448},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16980451345443726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11297252774238586},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0847879946231842},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2011.5993833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2011.5993833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International On-Line Testing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2053954956","https://openalex.org/W2126570992"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2066033226","https://openalex.org/W2363504003","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W2394408226"],"abstract_inverted_index":{"Memory":[0],"blocks":[1],"are":[2,19,53,113],"important":[3],"features":[4],"of":[5,10,28,35,42,62,79,97,118,137,187,196],"any":[6],"design,":[7],"in":[8,101,140],"terms":[9],"functionality,":[11],"silicon":[12],"area":[13],"and":[14,39,50,56,69,93,156,190],"reliability.":[15],"Embedded":[16],"SRAM":[17],"instances":[18,100],"critical":[20],"contributors":[21],"to":[22,90,103,134,164,183,191],"the":[23,29,36,43,75,84,91,98,119,135,141,151,181,185,188,193,197],"overall":[24,88,174],"Soft":[25],"Error":[26],"Rate":[27],"system,":[30],"requiring":[31],"a":[32,115,123],"careful":[33],"consideration":[34],"reliability":[37,194],"aspects":[38],"adequate":[40],"sizing":[41],"error":[44,48,76,104],"mitigation":[45,105],"capabilities.":[46],"While":[47],"detecting":[49],"correcting":[51],"codes":[52],"widely":[54],"available":[55],"particularly":[57],"effective":[58],"against":[59],"most":[60],"types":[61],"Single":[63,171],"Event":[64],"Effects,":[65],"Multiple":[66],"Bit":[67],"Upsets":[68],"progressive":[70],"errors":[71],"accumulation":[72],"may":[73],"defeat":[74],"correction":[77],"capabilities":[78],"standard":[80],"SECDED":[81],"codes.":[82],"Accordingly,":[83],"paper":[85],"presents":[86],"an":[87,129],"approach":[89],"structural":[92],"functional":[94,146,167],"SER":[95,111,176],"analysis":[96],"memory":[99,120,175],"addition":[102],"efficiency":[106],"estimation.":[107],"Moreover,":[108],"intrinsic,":[109],"nominal,":[110],"figures":[112,195],"not":[114],"realistic":[116],"indicator":[117],"behavior":[121],"for":[122],"given":[124],"application.":[125],"We":[126],"propose":[127],"instead,":[128],"opportunity":[130,152],"window":[131,153],"metric,":[132],"associated":[133],"notion":[136],"data":[138],"lifetime":[139],"memory,":[142],"as":[143],"extracted":[144],"from":[145],"simulations.":[147],"Lastly,":[148],"based":[149],"on":[150],"figures,":[154],"targeted":[155],"efficient":[157],"fault":[158],"simulation":[159],"campaigns":[160],"can":[161],"be":[162],"prepared":[163],"estimate":[165],"high-level":[166],"failures":[168],"induced":[169],"by":[170],"Events.":[172],"The":[173],"evaluation":[177],"aims":[178],"at":[179],"assisting":[180],"designers":[182],"improve":[184],"performances":[186],"design":[189],"document":[192],"system.":[198]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}