{"id":"https://openalex.org/W2084136997","doi":"https://doi.org/10.1109/iolts.2010.5560219","title":"Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories","display_name":"Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2084136997","doi":"https://doi.org/10.1109/iolts.2010.5560219","mag":"2084136997"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2010.5560219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2010.5560219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 16th International On-Line Testing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028591446","display_name":"S.A. Bota","orcid":"https://orcid.org/0000-0002-7653-0740"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. A. Bota","raw_affiliation_strings":["Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021213940","display_name":"Gabriel Torrens","orcid":"https://orcid.org/0000-0002-3676-9992"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Torrens","raw_affiliation_strings":["Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027850952","display_name":"B. Alorda","orcid":"https://orcid.org/0000-0002-5617-6254"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"B. Alorda","raw_affiliation_strings":["Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064023334","display_name":"J. Verd","orcid":"https://orcid.org/0000-0003-3704-2709"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Verd","raw_affiliation_strings":["Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077705720","display_name":"J. Segura","orcid":"https://orcid.org/0000-0001-9742-2936"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Segura","raw_affiliation_strings":["Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grup de Sistemes Electr\u00f2nics, Universitat de les Illes Balears, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5885,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72921242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8004595041275024},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5868040323257446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5698159337043762},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.497327595949173},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4835107624530792},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4406864643096924},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43452996015548706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43017542362213135},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4187087416648865},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3129243850708008},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2940838932991028},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14254271984100342},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08765923976898193},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0718010663986206}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8004595041275024},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5868040323257446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5698159337043762},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.497327595949173},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4835107624530792},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4406864643096924},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43452996015548706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43017542362213135},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4187087416648865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3129243850708008},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2940838932991028},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14254271984100342},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08765923976898193},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0718010663986206},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2010.5560219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2010.5560219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 16th International On-Line Testing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2092191173","https://openalex.org/W2100192071","https://openalex.org/W2107372449","https://openalex.org/W2118126629","https://openalex.org/W2124071587","https://openalex.org/W2126248298","https://openalex.org/W2128018830","https://openalex.org/W2129886214","https://openalex.org/W2134490163","https://openalex.org/W2136476145","https://openalex.org/W2144688177","https://openalex.org/W2160451204","https://openalex.org/W2168525368","https://openalex.org/W3144032860","https://openalex.org/W6673784798"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W2026052914","https://openalex.org/W2149373426"],"abstract_inverted_index":{"Error":[0],"correction":[1,57],"codes":[2],"combined":[3],"with":[4],"built-in":[5],"current":[6],"sensors":[7],"(BICS)":[8],"have":[9],"been":[10],"proposed":[11,62],"as":[12,39],"an":[13],"effective":[14],"technique":[15],"to":[16,52],"detect":[17],"and":[18,56],"correct":[19],"SEU":[20,54],"errors":[21],"in":[22,58],"memories.":[23,60],"As":[24],"technology":[25],"scales":[26],"down,":[27],"multiple":[28],"bit":[29,85],"upsets":[30],"affecting":[31],"the":[32,71,78,81],"same":[33],"word":[34],"are":[35],"becoming":[36],"more":[37],"common":[38],"cell":[40],"density":[41],"increases.":[42],"In":[43],"this":[44],"work":[45],"we":[46],"propose":[47],"a":[48],"Cross-BICS":[49],"monitoring":[50],"architecture":[51,63],"enhance":[53],"detection":[55],"SRAM":[59],"The":[61],"uses":[64],"two":[65],"types":[66],"of":[67],"BICS:":[68],"one":[69],"monitors":[70,80],"same-row":[72],"cells":[73,83],"(through":[74,84],"power":[75],"lines),":[76],"while":[77],"other":[79],"same-column":[82],"lines).":[86]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}