{"id":"https://openalex.org/W2074814690","doi":"https://doi.org/10.1109/iolts.2010.5560217","title":"A bit level area aware cache-based architecture for memory repairs","display_name":"A bit level area aware cache-based architecture for memory repairs","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2074814690","doi":"https://doi.org/10.1109/iolts.2010.5560217","mag":"2074814690"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2010.5560217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2010.5560217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 16th International On-Line Testing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/IOLTS.2010.5560217","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067319820","display_name":"Nicholas Axelos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nicholas Axelos","raw_affiliation_strings":["School of Electrical and Computer Engineering, National and Technical University of Athens, Greece","School of Electrical and Computer Engineering, National Technical University of Athens,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens,","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088085592","display_name":"Kiamal Pekmestzi","orcid":"https://orcid.org/0000-0001-8612-2700"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kiamal Pekmestzi","raw_affiliation_strings":["School of Electrical and Computer Engineering, National and Technical University of Athens, Greece","School of Electrical and Computer Engineering, National Technical University of Athens,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens,","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.19728556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":null,"first_page":"154","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7379571199417114},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7300339341163635},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6742339730262756},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5580184459686279},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5331931114196777},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5309728384017944},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5141599178314209},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5141003727912903},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4530189037322998},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.43810826539993286},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41325515508651733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3654717206954956},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.325509250164032},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.2378225326538086},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.213102787733078},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20000287890434265},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12435141205787659}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7379571199417114},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7300339341163635},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6742339730262756},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5580184459686279},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5331931114196777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5309728384017944},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5141599178314209},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5141003727912903},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4530189037322998},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.43810826539993286},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41325515508651733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3654717206954956},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.325509250164032},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.2378225326538086},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.213102787733078},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20000287890434265},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12435141205787659},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iolts.2010.5560217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2010.5560217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 16th International On-Line Testing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/32736","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IOLTS.2010.5560217","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/32736","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IOLTS.2010.5560217","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1565403545","https://openalex.org/W1597839486","https://openalex.org/W1973508428","https://openalex.org/W1986563496","https://openalex.org/W2079486027","https://openalex.org/W2082468323","https://openalex.org/W2096018418","https://openalex.org/W2101406832","https://openalex.org/W2109824347","https://openalex.org/W2119239540","https://openalex.org/W2124479423","https://openalex.org/W2128015176","https://openalex.org/W2128767249","https://openalex.org/W2129155154","https://openalex.org/W2129780639","https://openalex.org/W2132635813","https://openalex.org/W2134822007","https://openalex.org/W2139254411","https://openalex.org/W4229821096","https://openalex.org/W6633895739","https://openalex.org/W6679523228"],"related_works":["https://openalex.org/W2125264433","https://openalex.org/W4237401226","https://openalex.org/W2038054897","https://openalex.org/W1591576069","https://openalex.org/W2612798083","https://openalex.org/W1975698617","https://openalex.org/W4281569059","https://openalex.org/W2079019992","https://openalex.org/W2161298819","https://openalex.org/W2135236335"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"an":[3,74],"architecture":[4,35],"for":[5,21],"memory":[6,20],"Built-In":[7],"Self-Repair":[8],"(BISR)":[9],"is":[10,26],"presented.":[11],"The":[12,63,78],"proposed":[13,44,79],"scheme":[14,51,81],"utilises":[15],"a":[16,27,32],"multiple":[17],"bank":[18],"cache-like":[19],"repairing":[22],"defective":[23],"bits":[24],"and":[25],"heavily":[28],"modified":[29,80],"version":[30],"of":[31,73],"previously":[33],"studied":[34],"that":[36],"repaired":[37],"at":[38,46,56],"the":[39,43,47,92],"word":[40],"level,":[41],"while":[42,90],"repairs":[45],"bit":[48],"level.":[49],"This":[50],"achieves":[52],"high":[53,57,94],"repair":[54],"ratios":[55],"defect":[58],"densities":[59],"with":[60],"small":[61],"overheads.":[62],"two":[64],"architectures":[65],"are":[66],"compared":[67],"on":[68],"their":[69],"footprint":[70],"by":[71],"means":[72],"area":[75,84],"approximation":[76],"analysis.":[77],"shows":[82],"significant":[83],"savings":[85],"(greater":[86],"than":[87],"4":[88],"times)":[89],"retaining":[91],"same":[93],"repairability":[95],"qualities":[96],"as":[97],"its":[98],"predecessor.":[99]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}