{"id":"https://openalex.org/W2168723885","doi":"https://doi.org/10.1109/iolts.2009.5196022","title":"Design techniques and tradeoffs in implementing non-destructive field test using logic BIST self-test","display_name":"Design techniques and tradeoffs in implementing non-destructive field test using logic BIST self-test","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W2168723885","doi":"https://doi.org/10.1109/iolts.2009.5196022","mag":"2168723885"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2009.5196022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2009.5196022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 15th IEEE International On-Line Testing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101901729","display_name":"Amit Kumar Dutta","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amit Dutta","raw_affiliation_strings":["Texas Instrumenits, Inc., Bangalore, India","Texas Instruments"],"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075625230","display_name":"Malav Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malav Shah","raw_affiliation_strings":["Texas Instrumenits, Inc., Bangalore, India","Texas Instruments"],"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006009388","display_name":"G. Swathi","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Swathi","raw_affiliation_strings":["Texas Instruments"],"affiliations":[{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rubin A. Parekhji","raw_affiliation_strings":["Texas Instrumenits, Inc., Bangalore, India","Texas Instruments"],"affiliations":[{"raw_affiliation_string":"Texas Instrumenits, Inc., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101901729"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70123335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7034305334091187},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6876785159111023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6469439268112183},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5540875792503357},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.5271855592727661},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5104862451553345},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.48038798570632935},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4511909484863281},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4469098150730133},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.43665581941604614},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4288698434829712},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3380514979362488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2367265820503235},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.17575323581695557},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13270169496536255},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09361696243286133}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7034305334091187},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6876785159111023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6469439268112183},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5540875792503357},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.5271855592727661},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5104862451553345},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.48038798570632935},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4511909484863281},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4469098150730133},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.43665581941604614},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4288698434829712},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3380514979362488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2367265820503235},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.17575323581695557},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13270169496536255},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09361696243286133},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iolts.2009.5196022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2009.5196022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 15th IEEE International On-Line Testing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W580566346","https://openalex.org/W1523104994","https://openalex.org/W2052940116","https://openalex.org/W2087544424","https://openalex.org/W2099201590","https://openalex.org/W2104107023","https://openalex.org/W2104762071","https://openalex.org/W2144033909","https://openalex.org/W2146798303","https://openalex.org/W2149093111","https://openalex.org/W2165049223","https://openalex.org/W3000162811","https://openalex.org/W4240205622"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2104478015","https://openalex.org/W2764440971","https://openalex.org/W4230343699","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W2146381271","https://openalex.org/W1837475237"],"abstract_inverted_index":{"Periodic":[0],"testing":[1],"of":[2,18,62,67,102,133],"electronic":[3],"devices":[4],"on":[5],"the":[6,26,48,55,59,63,79],"field":[7,37,87],"during":[8],"application":[9,136],"execution":[10],"is":[11,50,139,146],"becoming":[12],"increasingly":[13],"important.":[14],"In":[15,34],"addition,":[16],"some":[17],"these":[19],"applications":[20],"are":[21,97,157],"embedded":[22],"and":[23,65,82,112,121,135],"real-time,":[24],"requiring":[25],"system":[27],"to":[28,125,129],"be":[29,40],"operational":[30],"for":[31,116,141,160],"extended":[32],"periods.":[33],"such":[35,46,131,155],"applications,":[36],"test":[38,88,110,134],"must":[39],"cleverly":[41],"interleaved":[42],"with":[43],"normal":[44],"operation,":[45],"that":[47],"latter":[49],"not":[51],"impacted,":[52],"while":[53],"at":[54],"same":[56],"time":[57,111],"guaranteeing":[58],"correct":[60],"operation":[61],"device,":[64],"identification":[66],"any":[68],"malfunction":[69],"or":[70],"defects":[71],"within":[72],"a":[73,118],"reasonable":[74],"time.":[75],"This":[76],"paper":[77],"discusses":[78],"design":[80],"techniques":[81],"tradeoffs":[83],"in":[84,109,150,162],"implementing":[85],"non-destructive":[86],"using":[89],"logic":[90,103,128],"BIST":[91,104],"self-test.":[92],"Three":[93],"specific":[94],"designs":[95],"aspects":[96],"discussed,":[98],"namely":[99],"(i)":[100],"choice":[101],"self-test":[105,126],"architecture,":[106],"(ii)":[107],"optimizations":[108],"additional":[113],"memory":[114],"requirements":[115],"attaining":[117],"given":[119],"coverage,":[120],"(iii)":[122],"DUT":[123],"interface":[124],"DFT":[127],"enable":[130],"form":[132],"interleaving.":[137],"Data":[138],"presented":[140],"an":[142],"IP":[143],"core,":[144],"which":[145],"presently":[147],"being":[148,158],"designed":[149],"Texas":[151],"Instruments":[152],"(India),":[153],"wherein":[154],"tests":[156],"supported":[159],"use":[161],"automotive":[163],"applications.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}