{"id":"https://openalex.org/W2785716769","doi":"https://doi.org/10.1109/intellect.2017.8277646","title":"Optimizing routing network of shared hardware design for multiple application circuits","display_name":"Optimizing routing network of shared hardware design for multiple application circuits","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2785716769","doi":"https://doi.org/10.1109/intellect.2017.8277646","mag":"2785716769"},"language":"en","primary_location":{"id":"doi:10.1109/intellect.2017.8277646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/intellect.2017.8277646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002664579","display_name":"Muhammad Mazher Iqbal","orcid":"https://orcid.org/0000-0002-2421-8456"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Mazher Iqbal","raw_affiliation_strings":["Karachi Institute of Economics & Technology, Karachi, Sindh, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics & Technology, Karachi, Sindh, Pakistan","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079308988","display_name":"Husain Parvez","orcid":"https://orcid.org/0000-0002-6544-2454"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Husain Parvez","raw_affiliation_strings":["Karachi Institute of Economics & Technology, Karachi, Sindh, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics & Technology, Karachi, Sindh, Pakistan","institution_ids":["https://openalex.org/I103583917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19303309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7598637342453003},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7213160991668701},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4953821897506714},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4766567349433899},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4424499273300171},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4214053153991699},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40343374013900757},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3583640456199646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12430661916732788},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09833395481109619}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7598637342453003},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7213160991668701},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4953821897506714},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4766567349433899},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4424499273300171},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4214053153991699},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40343374013900757},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3583640456199646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12430661916732788},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09833395481109619}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/intellect.2017.8277646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/intellect.2017.8277646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W564382181","https://openalex.org/W1523051745","https://openalex.org/W1626377047","https://openalex.org/W1879281873","https://openalex.org/W2022306346","https://openalex.org/W2024238509","https://openalex.org/W2035847677","https://openalex.org/W2045726766","https://openalex.org/W2102047509","https://openalex.org/W2107701025","https://openalex.org/W2111756578","https://openalex.org/W2275304190","https://openalex.org/W2362146931","https://openalex.org/W2616485165"],"related_works":["https://openalex.org/W2075067217","https://openalex.org/W2154356865","https://openalex.org/W4254709952","https://openalex.org/W2026034687","https://openalex.org/W1687060458","https://openalex.org/W1976154696","https://openalex.org/W2353466952","https://openalex.org/W2609535666","https://openalex.org/W4256116802","https://openalex.org/W2117492357"],"abstract_inverted_index":{"A":[0],"previously":[1],"proposed":[2],"technique":[3],"\u201cApplication":[4],"Specific":[5],"Inflexible":[6],"FPGA":[7],"(ASIF)\u201d":[8],"presented":[9],"a":[10,19,34],"method":[11],"to":[12,79],"generate":[13],"an":[14],"optimized":[15],"hardware":[16],"design":[17,25,55],"for":[18,59],"set":[20],"of":[21,46],"application":[22,29],"circuits.":[23],"This":[24],"can":[26],"execute":[27],"multiple":[28],"circuits":[30],"but":[31],"one":[32],"at":[33],"time.":[35],"An":[36],"ASIF":[37,99],"is":[38,92,102],"generated":[39],"by":[40],"significantly":[41],"optimizing":[42],"the":[43,54,60,81,98],"routing":[44],"resources":[45],"Field":[47],"Programmable":[48],"Gate":[49],"Array":[50],"(FPGA).":[51],"But":[52],"still":[53],"has":[56],"many":[57],"avenues":[58],"optimization":[61],"which":[62],"was":[63],"not":[64],"taken":[65],"under":[66],"consideration":[67],"in":[68,72],"previous":[69],"design.":[70,82],"Therefore,":[71],"this":[73],"work":[74],"we":[75],"explore":[76],"different":[77],"techniques":[78],"optimize":[80],"We":[83],"termed":[84],"it":[85],"as":[86],"\u201cASIF++\u201d.":[87],"Experiments":[88],"reveal":[89],"that":[90],"ASIF++":[91,101],"4%":[93],"~":[94,104],"15%":[95],"smaller":[96,106],"than":[97,107],"whereas":[100],"73%":[103],"80%":[105],"its":[108],"corresponding":[109],"FPGA.":[110]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}