{"id":"https://openalex.org/W2786255048","doi":"https://doi.org/10.1109/intellect.2017.8277632","title":"Logic algebra for exploiting shared SRAM-table based FPGAs for large LUT inputs","display_name":"Logic algebra for exploiting shared SRAM-table based FPGAs for large LUT inputs","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2786255048","doi":"https://doi.org/10.1109/intellect.2017.8277632","mag":"2786255048"},"language":"en","primary_location":{"id":"doi:10.1109/intellect.2017.8277632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/intellect.2017.8277632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105769407","display_name":"Ali Asghar","orcid":"https://orcid.org/0000-0003-3965-5103"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Ali Asghar","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002664579","display_name":"Muhammad Mazher Iqbal","orcid":"https://orcid.org/0000-0002-2421-8456"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Mazher Iqbal","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066259563","display_name":"Waqar Ahmed","orcid":"https://orcid.org/0000-0001-5416-149X"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Waqar Ahmed","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103802480","display_name":"Mujahid Ali","orcid":null},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Mujahid Ali","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079308988","display_name":"Husain Parvez","orcid":"https://orcid.org/0000-0002-6544-2454"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Husain Parvez","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077892555","display_name":"Muhammad Rashid","orcid":"https://orcid.org/0000-0001-5852-1296"},"institutions":[{"id":"https://openalex.org/I199693650","display_name":"Umm al-Qura University","ror":"https://ror.org/01xjqrm90","country_code":"SA","type":"education","lineage":["https://openalex.org/I199693650"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Muhammad Rashid","raw_affiliation_strings":["Umm Al-Qura University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Umm Al-Qura University","institution_ids":["https://openalex.org/I199693650"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2924,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62701706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6932225227355957},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6620099544525146},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6149054169654846},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6030817627906799},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.565578043460846},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5607513785362244},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5075032114982605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4921264052391052},{"id":"https://openalex.org/keywords/product-term","display_name":"Product term","score":0.4708264172077179},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.44907480478286743},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4401406943798065},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.43123960494995117},{"id":"https://openalex.org/keywords/boolean-expression","display_name":"Boolean expression","score":0.42660197615623474},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.42125675082206726},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4134117066860199},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4060843288898468},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3986330032348633},{"id":"https://openalex.org/keywords/two-element-boolean-algebra","display_name":"Two-element Boolean algebra","score":0.2643034756183624},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22234362363815308},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20983487367630005},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.10174381732940674},{"id":"https://openalex.org/keywords/algebra-over-a-field","display_name":"Algebra over a field","score":0.09779170155525208}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6932225227355957},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6620099544525146},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6149054169654846},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6030817627906799},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.565578043460846},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5607513785362244},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5075032114982605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4921264052391052},{"id":"https://openalex.org/C9429942","wikidata":"https://www.wikidata.org/wiki/Q1781698","display_name":"Product term","level":5,"score":0.4708264172077179},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44907480478286743},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4401406943798065},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.43123960494995117},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.42660197615623474},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.42125675082206726},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4134117066860199},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4060843288898468},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3986330032348633},{"id":"https://openalex.org/C207764348","wikidata":"https://www.wikidata.org/wiki/Q7858706","display_name":"Two-element Boolean algebra","level":4,"score":0.2643034756183624},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22234362363815308},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20983487367630005},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.10174381732940674},{"id":"https://openalex.org/C136119220","wikidata":"https://www.wikidata.org/wiki/Q1000660","display_name":"Algebra over a field","level":2,"score":0.09779170155525208},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C169171071","wikidata":"https://www.wikidata.org/wiki/Q5449241","display_name":"Filtered algebra","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/intellect.2017.8277632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/intellect.2017.8277632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1583395927","https://openalex.org/W1626377047","https://openalex.org/W2005602803","https://openalex.org/W2014791562","https://openalex.org/W2018062740","https://openalex.org/W2024203951","https://openalex.org/W2050779425","https://openalex.org/W2102047509","https://openalex.org/W2107895817","https://openalex.org/W2113645429","https://openalex.org/W2133743520","https://openalex.org/W2616485165","https://openalex.org/W2626308854","https://openalex.org/W3139969152","https://openalex.org/W4236218105"],"related_works":["https://openalex.org/W2516690985","https://openalex.org/W1568384982","https://openalex.org/W2077017336","https://openalex.org/W2149693580","https://openalex.org/W2063425181","https://openalex.org/W2728195892","https://openalex.org/W2724189404","https://openalex.org/W2060171268","https://openalex.org/W2055488566","https://openalex.org/W2368408282"],"abstract_inverted_index":{"Techniques":[0],"to":[1,25,43,77,127],"establish":[2],"correspondence":[3],"between":[4],"two":[5],"Boolean":[6,16,30,41,71],"functions":[7,94],"have":[8,36],"been":[9,75,88],"under":[10],"study":[11],"for":[12],"several":[13],"decades":[14],"now.":[15],"Matching":[17,42],"is":[18],"a":[19,82,97,131],"methods":[20],"employed":[21,76],"frequently":[22],"by":[23,117],"researchers":[24],"analyze":[26],"the":[27,38,45,108,135],"equivalence":[28],"among":[29,61],"functions.":[31,64],"In":[32],"this":[33],"article":[34],"we":[35],"utilized":[37],"concept":[39],"of":[40,47,57,112,125],"reduce":[44],"number":[46],"configuration":[48,109],"bits":[49],"in":[50,122],"an":[51],"FPGA":[52],"architecture":[53],"which":[54,90,120],"allows":[55],"sharing":[56],"LUTs":[58],"memory":[59,110],"tables":[60],"NPN":[62,79,92],"equivalent":[63,93],"A":[65],"canonical":[66],"form":[67],"based":[68],"high":[69],"performance":[70],"matching":[72],"algorithm":[73],"has":[74,86],"perform":[78],"classification.":[80],"Furthermore,":[81],"new":[83],"clustering":[84],"technique":[85],"also":[87],"proposed":[89],"packs":[91],"together":[95],"inside":[96],"Configurable":[98],"Logic":[99],"Block":[100],"(CLB).":[101],"By":[102],"using":[103],"CLBs":[104],"with":[105,130],"shared":[106],"LUTs,":[107],"cells":[111],"logic":[113],"blocks":[114],"were":[115],"reduced":[116],"~":[118,128],"30%":[119],"resulted":[121],"area":[123],"savings":[124],"up":[126],"3.7%,":[129],"negligible":[132],"penalty":[133],"on":[134],"critical":[136],"path":[137],"delay":[138],"(<;":[139],"1%).":[140]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}