{"id":"https://openalex.org/W1625426655","doi":"https://doi.org/10.1109/indin.2015.7281737","title":"Investigating a four-issue deterministic VLIW architecture for real-time systems","display_name":"Investigating a four-issue deterministic VLIW architecture for real-time systems","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1625426655","doi":"https://doi.org/10.1109/indin.2015.7281737","mag":"1625426655"},"language":"en","primary_location":{"id":"doi:10.1109/indin.2015.7281737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indin.2015.7281737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International Conference on Industrial Informatics (INDIN)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043275099","display_name":"Renan Augusto Starke","orcid":"https://orcid.org/0000-0002-6845-344X"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renan Augusto Starke","raw_affiliation_strings":["Department of System Automation, Universidade Federal de Santa Catarina, Brazil","Department of System Automation, Universidade Federal de Santa Catarina, Florian\u00f3polis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of System Automation, Universidade Federal de Santa Catarina, Brazil","institution_ids":["https://openalex.org/I4104125"]},{"raw_affiliation_string":"Department of System Automation, Universidade Federal de Santa Catarina, Florian\u00f3polis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084434640","display_name":"Andreu Carminati","orcid":"https://orcid.org/0000-0001-5891-5498"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andreu Carminati","raw_affiliation_strings":["Department of System Automation, Universidade Federal de Santa Catarina, Brazil","Department of System Automation, Universidade Federal de Santa Catarina, Florian\u00f3polis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of System Automation, Universidade Federal de Santa Catarina, Brazil","institution_ids":["https://openalex.org/I4104125"]},{"raw_affiliation_string":"Department of System Automation, Universidade Federal de Santa Catarina, Florian\u00f3polis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080751827","display_name":"R\u00f4mulo Silva de Oliveira","orcid":"https://orcid.org/0000-0002-8853-9021"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Romulo Silva de Oliveira","raw_affiliation_strings":["Department of System Automation, Universidade Federal de Santa Catarina, Brazil","Department of System Automation, Universidade Federal de Santa Catarina, Florian\u00f3polis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of System Automation, Universidade Federal de Santa Catarina, Brazil","institution_ids":["https://openalex.org/I4104125"]},{"raw_affiliation_string":"Department of System Automation, Universidade Federal de Santa Catarina, Florian\u00f3polis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.4082,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49726456,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"215","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9538310766220093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.901868462562561},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7048238515853882},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6567404270172119},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5805169343948364},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.574409008026123},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.531814455986023},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.5107429027557373},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.49169808626174927},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4857769310474396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48467448353767395},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4449731409549713},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4311670958995819},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4235674738883972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.413600891828537},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.31835684180259705},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16936346888542175},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15457582473754883},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.11696016788482666},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.11595240235328674}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9538310766220093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.901868462562561},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7048238515853882},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6567404270172119},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5805169343948364},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.574409008026123},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.531814455986023},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.5107429027557373},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.49169808626174927},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4857769310474396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48467448353767395},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4449731409549713},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4311670958995819},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4235674738883972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.413600891828537},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.31835684180259705},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16936346888542175},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15457582473754883},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.11696016788482666},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.11595240235328674},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/indin.2015.7281737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indin.2015.7281737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International Conference on Industrial Informatics (INDIN)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W136905915","https://openalex.org/W1506585561","https://openalex.org/W1715210439","https://openalex.org/W1967230617","https://openalex.org/W1976014094","https://openalex.org/W2012999152","https://openalex.org/W2048395739","https://openalex.org/W2063255488","https://openalex.org/W2077711428","https://openalex.org/W2092376909","https://openalex.org/W2093994565","https://openalex.org/W2111379929","https://openalex.org/W2111906340","https://openalex.org/W2119000119","https://openalex.org/W2129962996","https://openalex.org/W2131459400","https://openalex.org/W2132808802","https://openalex.org/W2140007886","https://openalex.org/W2150945671","https://openalex.org/W2153185479","https://openalex.org/W2171066426","https://openalex.org/W2540025645","https://openalex.org/W4246166885","https://openalex.org/W6637518700"],"related_works":["https://openalex.org/W2113960387","https://openalex.org/W2133076265","https://openalex.org/W2150776253","https://openalex.org/W2000547159","https://openalex.org/W37057355","https://openalex.org/W2418260119","https://openalex.org/W2140298617","https://openalex.org/W1595275176","https://openalex.org/W2085860917","https://openalex.org/W2515308961"],"abstract_inverted_index":{"The":[0,72,109],"correct":[1,12],"functioning":[2],"of":[3,24,62,74,82,124,132],"real-time":[4,51,90],"systems":[5,91],"depends":[6],"not":[7,46],"only":[8,138],"on":[9,136],"the":[10,16,31,60,116,133],"logically":[11],"response,":[13],"but":[14],"also":[15],"time":[17],"when":[18],"it":[19],"is":[20,26,34,77],"given.":[21],"This":[22],"type":[23],"application":[25],"increasingly":[27],"present":[28,122],"today":[29],"and":[30,69,101,126,129],"processing":[32],"demand":[33],"such":[35],"that":[36],"complex":[37],"processors":[38,44],"are":[39,45],"needed.":[40],"Unfortunately":[41],"general":[42],"purpose":[43],"well":[47],"suitable":[48],"for":[49,89],"hard":[50],"applications":[52],"due":[53],"to":[54,78,105],"their":[55],"non-deterministic":[56],"behavior":[57],"caused":[58],"by":[59],"use":[61],"cache":[63,100],"memories,":[64],"branch":[65],"prediction,":[66],"speculative":[67],"execution":[68],"out-of-order":[70],"pipelines.":[71],"goal":[73],"this":[75],"work":[76],"investigate":[79],"pipeline":[80],"performance":[81,128,134],"VLIW":[83,118],"(Very":[84],"Long":[85],"Instruction":[86],"Word)":[87],"architectures":[88],"with":[92],"an":[93],"in-order":[94],"pipeline,":[95],"a":[96,102],"direct":[97],"mapped":[98],"instruction":[99],"scratchpad":[103],"memory":[104],"accelerate":[106],"data":[107],"memory.":[108],"prototype":[110],"was":[111],"implemented":[112],"in":[113],"VHDL":[114],"considering":[115],"HP":[117],"ST231":[119],"ISA.":[120],"We":[121],"quantification":[123],"WCET":[125],"average-case":[127],"discuss":[130],"some":[131],"loss":[135],"using":[137],"pure":[139],"deterministic":[140],"design.":[141]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}