{"id":"https://openalex.org/W2051222533","doi":"https://doi.org/10.1109/indin.2014.6945500","title":"Enhancing automatic generation of VHDL descriptions from UML/MARTE models","display_name":"Enhancing automatic generation of VHDL descriptions from UML/MARTE models","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2051222533","doi":"https://doi.org/10.1109/indin.2014.6945500","mag":"2051222533"},"language":"en","primary_location":{"id":"doi:10.1109/indin.2014.6945500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indin.2014.6945500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 12th IEEE International Conference on Industrial Informatics (INDIN)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075649484","display_name":"Marcela Leite","orcid":"https://orcid.org/0000-0003-0912-7748"},"institutions":[{"id":"https://openalex.org/I164790352","display_name":"Universidade do Estado de Santa Catarina","ror":"https://ror.org/03ztsbk67","country_code":"BR","type":"education","lineage":["https://openalex.org/I164790352"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Marcela Leite","raw_affiliation_strings":["Graduate Program in Applied Computing (PPGCA), Santa Catarina State University (UDESC), Joinville, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Applied Computing (PPGCA), Santa Catarina State University (UDESC), Joinville, Brazil","institution_ids":["https://openalex.org/I164790352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044158889","display_name":"Cristiano Vasconcellos","orcid":"https://orcid.org/0000-0001-7581-4146"},"institutions":[{"id":"https://openalex.org/I164790352","display_name":"Universidade do Estado de Santa Catarina","ror":"https://ror.org/03ztsbk67","country_code":"BR","type":"education","lineage":["https://openalex.org/I164790352"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cristiano D. Vasconcellos","raw_affiliation_strings":["Graduate Program in Applied Computing (PPGCA), Santa Catarina State University (UDESC), Joinville, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Applied Computing (PPGCA), Santa Catarina State University (UDESC), Joinville, Brazil","institution_ids":["https://openalex.org/I164790352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029512198","display_name":"Marco A. Wehrmeister","orcid":"https://orcid.org/0000-0002-1415-5527"},"institutions":[{"id":"https://openalex.org/I1283613182","display_name":"Universidade Tecnol\u00f3gica Federal do Paran\u00e1","ror":"https://ror.org/002v2kq79","country_code":"BR","type":"education","lineage":["https://openalex.org/I1283613182"]},{"id":"https://openalex.org/I164790352","display_name":"Universidade do Estado de Santa Catarina","ror":"https://ror.org/03ztsbk67","country_code":"BR","type":"education","lineage":["https://openalex.org/I164790352"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marco Aurelio Wehrmeister","raw_affiliation_strings":["Federal University of Technology - Paran\u00e1 (UTFPR), Graduate Program in Applied Computing (PPGCA/UDESC), Curitiba, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Technology - Paran\u00e1 (UTFPR), Graduate Program in Applied Computing (PPGCA/UDESC), Curitiba, Brazil","institution_ids":["https://openalex.org/I1283613182","https://openalex.org/I164790352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075649484"],"corresponding_institution_ids":["https://openalex.org/I164790352"],"apc_list":null,"apc_paid":null,"fwci":1.2259,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79403938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"152","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.883649468421936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8290084600448608},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.7193616628646851},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6899080276489258},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.558320164680481},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5520487427711487},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46928417682647705},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44139716029167175},{"id":"https://openalex.org/keywords/uml-tool","display_name":"UML tool","score":0.42678534984588623},{"id":"https://openalex.org/keywords/applications-of-uml","display_name":"Applications of UML","score":0.4267183840274811},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.19806978106498718},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1892888844013214},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13032108545303345}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.883649468421936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8290084600448608},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.7193616628646851},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6899080276489258},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.558320164680481},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5520487427711487},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46928417682647705},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44139716029167175},{"id":"https://openalex.org/C146939238","wikidata":"https://www.wikidata.org/wiki/Q2467310","display_name":"UML tool","level":4,"score":0.42678534984588623},{"id":"https://openalex.org/C41298492","wikidata":"https://www.wikidata.org/wiki/Q4781506","display_name":"Applications of UML","level":4,"score":0.4267183840274811},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.19806978106498718},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1892888844013214},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13032108545303345}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/indin.2014.6945500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indin.2014.6945500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 12th IEEE International Conference on Industrial Informatics (INDIN)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1912715343","https://openalex.org/W1968441363","https://openalex.org/W2001332450","https://openalex.org/W2006987394","https://openalex.org/W2035127551","https://openalex.org/W2058263611","https://openalex.org/W2062122280","https://openalex.org/W2094352021","https://openalex.org/W2099293367","https://openalex.org/W2103942479","https://openalex.org/W2110018574","https://openalex.org/W2127892940","https://openalex.org/W2129361865","https://openalex.org/W2129788823","https://openalex.org/W2138004002","https://openalex.org/W2161638755","https://openalex.org/W4255281607"],"related_works":["https://openalex.org/W3010637538","https://openalex.org/W2991943942","https://openalex.org/W2161115552","https://openalex.org/W195304682","https://openalex.org/W1591937544","https://openalex.org/W2385744953","https://openalex.org/W68593222","https://openalex.org/W2051222533","https://openalex.org/W2110018574","https://openalex.org/W1993997772"],"abstract_inverted_index":{"This":[0],"work":[1,34],"aims":[2],"to":[3,18,42,78],"assist":[4],"the":[5,13,50,57,86,126,141],"design":[6],"of":[7,22,28,39,52,128],"FPGA-based":[8,150],"embedded":[9,29,58,151],"system":[10,59,100,121,142,152],"by":[11],"extending":[12],"AMoDE-RT":[14,77],"approach":[15,92],"in":[16,70,76,110],"order":[17],"support":[19],"automatic":[20,88],"generation":[21,51],"VHDL":[23,47],"descriptions":[24],"from":[25,82,132],"high-level":[26],"specification":[27],"systems.":[30],"For":[31],"that,":[32],"this":[33],"proposes":[35],"a":[36,97,108,117,129],"new":[37],"set":[38],"mapping":[40,65],"rules":[41,66],"translate":[43],"UML/-MARTE":[44],"elements":[45,134],"into":[46,135],"constructs,":[48],"allowing":[49],"fully":[53],"synthesizable":[54],"descriptions,":[55],"including":[56],"structure":[60],"and":[61],"behavior.":[62],"The":[63,90,104],"proposed":[64,91],"have":[67],"been":[68,94],"implemented":[69],"GenERTiCA":[71],"tool,":[72],"which":[73],"is":[74],"used":[75,112],"generate":[79],"source":[80],"code":[81],"UML/MARTE":[83],"models,":[84],"enabling":[85],"UML-to-VHDL":[87],"transformation.":[89],"has":[93],"validated":[95],"using":[96,144],"valve":[98],"control":[99],"as":[101,114,116],"case":[102],"study.":[103],"obtained":[105],"results":[106,124],"show":[107],"decrease":[109],"FPGA":[111],"area,":[113],"well":[115],"small":[118],"impact":[119],"on":[120],"performance.":[122],"These":[123],"indicate":[125],"practicability":[127],"full":[130],"translation":[131],"UML":[133],"VHDL,":[136],"opening":[137],"room":[138],"for":[139,149],"specifying":[140],"behavior":[143],"higher":[145],"abstraction":[146],"levels":[147],"even":[148],"implementation.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}