{"id":"https://openalex.org/W2074974238","doi":"https://doi.org/10.1109/indin.2013.6622878","title":"UML state machine implementation in FPGA devices by means of dual model and Verilog","display_name":"UML state machine implementation in FPGA devices by means of dual model and Verilog","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2074974238","doi":"https://doi.org/10.1109/indin.2013.6622878","mag":"2074974238"},"language":"en","primary_location":{"id":"doi:10.1109/indin.2013.6622878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indin.2013.6622878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 11th IEEE International Conference on Industrial Informatics (INDIN)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003465025","display_name":"Micha\u0142 Doligalski","orcid":"https://orcid.org/0000-0003-2895-7085"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Michal Doligalski","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, Zielona Gora, Poland","Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112277692","display_name":"Marian Adamski","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Marian Adamski","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, Zielona Gora, Poland","Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Univ. of Zielona Gora, Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":5.2147,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.95756674,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"356","issue":null,"first_page":"177","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11741","display_name":"Flexible and Reconfigurable Manufacturing Systems","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7816333770751953},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.7253845930099487},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.5814439654350281},{"id":"https://openalex.org/keywords/subnet","display_name":"Subnet","score":0.49846673011779785},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.48244959115982056},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4760196805000305},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.45981013774871826},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37865495681762695},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32638466358184814},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31211501359939575},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10837456583976746}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7816333770751953},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.7253845930099487},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.5814439654350281},{"id":"https://openalex.org/C21099817","wikidata":"https://www.wikidata.org/wiki/Q7631721","display_name":"Subnet","level":2,"score":0.49846673011779785},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.48244959115982056},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4760196805000305},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.45981013774871826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37865495681762695},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32638466358184814},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31211501359939575},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10837456583976746},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/indin.2013.6622878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/indin.2013.6622878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 11th IEEE International Conference on Industrial Informatics (INDIN)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W40309502","https://openalex.org/W111630085","https://openalex.org/W1564977396","https://openalex.org/W1978043332","https://openalex.org/W2022543244","https://openalex.org/W2040734826","https://openalex.org/W2064315539","https://openalex.org/W2067419446","https://openalex.org/W2090653668","https://openalex.org/W2092915313","https://openalex.org/W2093833684","https://openalex.org/W2110018574","https://openalex.org/W2113895041","https://openalex.org/W2121713575","https://openalex.org/W2143976429","https://openalex.org/W2151330050","https://openalex.org/W2159372344","https://openalex.org/W2536325749","https://openalex.org/W6667464010","https://openalex.org/W6674275846"],"related_works":["https://openalex.org/W1671817583","https://openalex.org/W2295291212","https://openalex.org/W2377891237","https://openalex.org/W2377615010","https://openalex.org/W2155660625","https://openalex.org/W4238125051","https://openalex.org/W2046360368","https://openalex.org/W2014292684","https://openalex.org/W2908824635","https://openalex.org/W2317154329"],"abstract_inverted_index":{"The":[0,18,39],"paper":[1],"presents":[2],"the":[3,6,13,22,26,31,49,54,61,70],"methodology":[4],"of":[5,30,60,77],"logic":[7,23],"controller":[8],"development":[9,19],"process":[10,20],"based":[11,34],"on":[12,35],"UML":[14],"state":[15],"machine":[16],"diagram.":[17],"covers":[21],"synthesis":[24],"and":[25,72],"implementation":[27],"by":[28],"means":[29],"intermediate":[32],"model":[33,79],"Petri":[36,64],"net":[37,65],"formalism.":[38],"transformation":[40],"between":[41],"these":[42],"two":[43],"formal":[44,84],"models":[45],"is":[46],"performed":[47],"at":[48],"metamodels":[50],"level":[51],"according":[52],"to":[53],"Model":[55],"Driven":[56],"Architecture":[57],"(MDA).":[58],"Semantics":[59],"hierarchical":[62],"configurable":[63],"(HCfgPN)":[66],"was":[67],"adopted":[68],"for":[69],"preemption":[71],"resumption":[73],"mechanism.":[74],"Operational":[75],"subnet":[76],"HCfgPN":[78],"may":[80],"be":[81],"verified":[82],"using":[83],"methods.":[85]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}