{"id":"https://openalex.org/W4411233147","doi":"https://doi.org/10.1109/imw61990.2025.11026975","title":"STT-MRAM Antifuse Macro for Memory, SoC, and FPGA Chips","display_name":"STT-MRAM Antifuse Macro for Memory, SoC, and FPGA Chips","publication_year":2025,"publication_date":"2025-05-18","ids":{"openalex":"https://openalex.org/W4411233147","doi":"https://doi.org/10.1109/imw61990.2025.11026975"},"language":"en","primary_location":{"id":"doi:10.1109/imw61990.2025.11026975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw61990.2025.11026975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113022729","display_name":"S. M. Alam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. M. Alam","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069861969","display_name":"X. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Zhang","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082729187","display_name":"H. Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Xu","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112607123","display_name":"M. Sadd","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Sadd","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114240055","display_name":"M. DeHerrera","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. DeHerrera","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079110618","display_name":"S. Ikegawa","orcid":"https://orcid.org/0000-0002-3690-8964"},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ikegawa","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038218469","display_name":"F. B. Mancoff","orcid":"https://orcid.org/0000-0002-0997-2522"},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. B. Mancoff","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075488151","display_name":"K. Nagel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Nagel","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706382","display_name":"Yong Soo Kim","orcid":"https://orcid.org/0000-0001-8641-1035"},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Kim","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006496386","display_name":"S. Aggarwal","orcid":"https://orcid.org/0000-0001-7855-7229"},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Aggarwal","raw_affiliation_strings":["Everspin Technologies, Inc.,Chandler,Arizona,USA"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies, Inc.,Chandler,Arizona,USA","institution_ids":["https://openalex.org/I4210093483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5113022729"],"corresponding_institution_ids":["https://openalex.org/I4210093483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12423594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8121950030326843},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7414846420288086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.65724778175354},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6257164478302002},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5297183990478516},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.41567161679267883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4054388701915741},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3832794427871704},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3633272051811218}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8121950030326843},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7414846420288086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.65724778175354},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6257164478302002},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5297183990478516},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.41567161679267883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4054388701915741},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3832794427871704},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3633272051811218},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/imw61990.2025.11026975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw61990.2025.11026975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1963552944","https://openalex.org/W1982558302","https://openalex.org/W2801783206","https://openalex.org/W3006384944","https://openalex.org/W4281567712","https://openalex.org/W4317815285","https://openalex.org/W4360605906"],"related_works":["https://openalex.org/W4403122749","https://openalex.org/W2002108625","https://openalex.org/W1993178305","https://openalex.org/W2375427054","https://openalex.org/W2601736132","https://openalex.org/W2700018028","https://openalex.org/W4231914254","https://openalex.org/W2163958441","https://openalex.org/W2074510558","https://openalex.org/W2342993049"],"abstract_inverted_index":{"While":[0],"STT-MRAM":[1,82,132],"as":[2,44],"embedded":[3],"and":[4,39,55,107,124,138],"standalone":[5,121],"memory":[6],"is":[7,26,85,104,135],"in":[8,20,80,120,127],"production,":[9],"we":[10],"introduce":[11],"silicon-proven":[12],"Magnetic":[13],"Tunnel":[14],"Junction":[15],"(MTJ)":[16],"based":[17],"antifuse":[18,24,83,101,133],"macro":[19,25,84,102,134],"this":[21],"paper.":[22],"The":[23,50,69,100,131],"designed":[27],"to":[28,76,97],"operate":[29],"with":[30],"a":[31],"part\u2019s":[32],"VDD":[33],"supply":[34],"without":[35,62],"any":[36,66],"complex":[37],"high-voltage":[38],"precision":[40],"bias":[41],"circuitry,":[42],"such":[43],"charge":[45],"pump":[46],"or":[47],"voltage":[48],"regulators.":[49],"combination":[51],"of":[52,78],"MTJ":[53],"engineering":[54],"design":[56],"architecture":[57],"enables":[58],"robust":[59],"error-free":[60],"performance":[61],"the":[63,81,92,98],"need":[64],"for":[65,87,113],"ECC":[67],"correction.":[68],"wide":[70],"density":[71],"range":[72],"from":[73],"512":[74],"bits":[75,119],"10s":[77],"kbits":[79],"suited":[86],"embedding":[88],"distributed":[89],"MRAM":[90],"where":[91],"stored":[93],"data":[94],"stays":[95],"close":[96],"destination.":[99],"block":[103],"fast":[105,108],"boot":[106],"read":[109],"making":[110],"it":[111],"suitable":[112],"storing":[114],"one-time":[115],"programmable":[116],"(OTP)":[117],"configuration":[118],"memory,":[122],"FPGA,":[123],"SoC":[125],"products":[126],"low":[128],"power":[129],"applications.":[130],"reflow":[136],"protected":[137],"magnetic":[139],"field":[140],"immune.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}