{"id":"https://openalex.org/W4411233426","doi":"https://doi.org/10.1109/imw61990.2025.11026956","title":"Modeling of the impact of elliptical shapes on main Read Window Budget mechanisms in 3D NAND","display_name":"Modeling of the impact of elliptical shapes on main Read Window Budget mechanisms in 3D NAND","publication_year":2025,"publication_date":"2025-05-18","ids":{"openalex":"https://openalex.org/W4411233426","doi":"https://doi.org/10.1109/imw61990.2025.11026956"},"language":"en","primary_location":{"id":"doi:10.1109/imw61990.2025.11026956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw61990.2025.11026956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004053464","display_name":"M. Higuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132892","display_name":"Micron (Japan)","ror":"https://ror.org/03mm3ph30","country_code":"JP","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210132892"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masaaki Higuchi","raw_affiliation_strings":["Micron Technology,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Micron Technology,Tokyo,Japan","institution_ids":["https://openalex.org/I4210132892"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010927792","display_name":"Albert Fayrushin","orcid":null},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Albert Fayrushin","raw_affiliation_strings":["Micron Technology,Boise,USA"],"affiliations":[{"raw_affiliation_string":"Micron Technology,Boise,USA","institution_ids":["https://openalex.org/I11912373"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079766506","display_name":"Aurelio Giancarlo Mauri","orcid":"https://orcid.org/0000-0002-7590-2872"},"institutions":[{"id":"https://openalex.org/I4210130962","display_name":"Micron (Italy)","ror":"https://ror.org/039m3s961","country_code":"IT","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210130962"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Aurelio Giancarlo Mauri","raw_affiliation_strings":["Micron Technology,Vimercate,Italy"],"affiliations":[{"raw_affiliation_string":"Micron Technology,Vimercate,Italy","institution_ids":["https://openalex.org/I4210130962"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100413180","display_name":"Haitao Liu","orcid":"https://orcid.org/0000-0003-1724-4418"},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haitao Liu","raw_affiliation_strings":["Micron Technology,Boise,USA"],"affiliations":[{"raw_affiliation_string":"Micron Technology,Boise,USA","institution_ids":["https://openalex.org/I11912373"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055827740","display_name":"Y. Fukuzumi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132892","display_name":"Micron (Japan)","ror":"https://ror.org/03mm3ph30","country_code":"JP","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210132892"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiaki Fukuzumi","raw_affiliation_strings":["Micron Technology,Tokyo,Japan"],"affiliations":[{"raw_affiliation_string":"Micron Technology,Tokyo,Japan","institution_ids":["https://openalex.org/I4210132892"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004053464"],"corresponding_institution_ids":["https://openalex.org/I4210132892"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16904876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10388","display_name":"Advanced Steganography and Watermarking Techniques","score":0.9520999789237976,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7201710939407349},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.6296687126159668},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5891204476356506},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3335534930229187},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24564391374588013},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15584325790405273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13188064098358154},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1009434163570404}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7201710939407349},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.6296687126159668},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5891204476356506},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3335534930229187},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24564391374588013},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15584325790405273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13188064098358154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1009434163570404}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/imw61990.2025.11026956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw61990.2025.11026956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1544971428","https://openalex.org/W2791359478","https://openalex.org/W2945765045","https://openalex.org/W2966769987","https://openalex.org/W3006208914","https://openalex.org/W3006330903","https://openalex.org/W3040601450","https://openalex.org/W3095422137","https://openalex.org/W3106706496","https://openalex.org/W3212787212","https://openalex.org/W4286367841","https://openalex.org/W4317793500","https://openalex.org/W4319341646","https://openalex.org/W4380302405","https://openalex.org/W4386814560","https://openalex.org/W4388158747","https://openalex.org/W6800072885"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390901981","https://openalex.org/W2390279801","https://openalex.org/W2109115373","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W2385875016","https://openalex.org/W4396701345"],"abstract_inverted_index":{"Accurately":[0],"predicting":[1,122],"the":[2,22,25,46,56,85,92,101,105,119],"Read-Window-Budget":[3],"(RWB)":[4],"of":[5,24,48,78,104,121,127],"a":[6,33,62,132],"NAND":[7],"array":[8],"with":[9,40,91,139],"complex-shaped":[10],"cell":[11,137],"transistors":[12,138],"using":[13,68],"TCAD":[14,38],"is":[15,81],"challenging":[16],"due":[17],"to":[18,44,64],"limitations":[19],"in":[20,96],"handling":[21],"distribution":[23],"entire":[26],"array.":[27],"In":[28],"this":[29],"study,":[30],"we":[31,60,117],"propose":[32],"novel":[34],"method":[35,63],"that":[36],"integrates":[37],"results":[39],"in-line":[41],"physical":[42],"characterization":[43],"investigate":[45],"impact":[47],"pillar":[49],"shape":[50,93,102],"on":[51],"VT":[52],"distribution,":[53],"primarily":[54],"at":[55],"block":[57],"level.":[58],"Additionally,":[59],"introduce":[61],"derive":[65],"degradation":[66,108,124,129],"mechanisms":[67,130],"large":[69],"and":[70,131],"small":[71],"circle":[72],"parallel":[73],"circuit":[74],"paradigm.":[75],"The":[76],"effectiveness":[77],"these":[79],"approaches":[80],"validated":[82],"by":[83,89,125],"comparing":[84],"Read":[86,111],"Disturb":[87],"predicted":[88],"simulations":[90],"dependence":[94,103],"observed":[95],"Si":[97],"data.":[98],"By":[99],"confirming":[100],"main":[106],"RWB":[107,123],"components,":[109],"including":[110],"Disturb,":[112,114],"Program":[113],"Cell-to-Cell":[115],"Interference,":[116],"demonstrate":[118],"feasibility":[120],"means":[126],"identified":[128],"straightforward":[133],"approach":[134],"even":[135],"for":[136],"complex":[140],"shapes.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}