{"id":"https://openalex.org/W4398784217","doi":"https://doi.org/10.1109/imw59701.2024.10536979","title":"3D X-DRAM: A Novel 3D NAND-like DRAM Cell and TCAD Simulations","display_name":"3D X-DRAM: A Novel 3D NAND-like DRAM Cell and TCAD Simulations","publication_year":2024,"publication_date":"2024-05-12","ids":{"openalex":"https://openalex.org/W4398784217","doi":"https://doi.org/10.1109/imw59701.2024.10536979"},"language":"en","primary_location":{"id":"doi:10.1109/imw59701.2024.10536979","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/imw59701.2024.10536979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109724092","display_name":"F. T. Hsu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Fu-Chang Hsu","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101366181","display_name":"Richard J. Huang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard J. Huang","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043311908","display_name":"R.J. Tsay","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Re-Peng Tsay","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111608050","display_name":"Jui\u2010Hsin Chang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jui-Hsin Chang","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102071348","display_name":"Chia-Haur Chang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chia-Haur Chang","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111211596","display_name":"I-Wei Huang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I-Wei Huang","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Kevin Hsu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kevin Hsu","raw_affiliation_strings":["NEO Semiconductor Inc.,San Jose,CA,USA,95128"],"affiliations":[{"raw_affiliation_string":"NEO Semiconductor Inc.,San Jose,CA,USA,95128","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5109724092"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6083,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66281863,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9681428670883179},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8035996556282043},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6712950468063354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5039119124412537},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4352743327617645},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.43304795026779175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41642022132873535},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.41096773743629456},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40175336599349976},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37528467178344727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3713485598564148},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34850937128067017},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30874520540237427},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12838825583457947},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10713320970535278},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.0844552218914032}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9681428670883179},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.8035996556282043},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6712950468063354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5039119124412537},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4352743327617645},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.43304795026779175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41642022132873535},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.41096773743629456},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40175336599349976},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37528467178344727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3713485598564148},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34850937128067017},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30874520540237427},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12838825583457947},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10713320970535278},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.0844552218914032},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/imw59701.2024.10536979","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/imw59701.2024.10536979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2012269293","https://openalex.org/W2026920326","https://openalex.org/W2152862637","https://openalex.org/W2518224535"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2074922484","https://openalex.org/W1643962617","https://openalex.org/W2536264121","https://openalex.org/W2268596372","https://openalex.org/W2338545698","https://openalex.org/W2516517078","https://openalex.org/W4382618825","https://openalex.org/W2900372418","https://openalex.org/W3004383742"],"abstract_inverted_index":{"This":[0,21,48,73,104,138],"paper":[1,105],"presents":[2,106],"a":[3,12,43,53,58,64],"novel":[4],"capacitorless":[5],"3D":[6,13,19,31,45,49,112,140,147],"DRAM":[7,46,148],"floating":[8,84],"body":[9,85],"cell":[10,15,51,74],"using":[11,28],"NAND-like":[14],"structure":[16,56],"known":[17],"as":[18],"X-DRAM.":[20],"allows":[22],"the":[23,29,39,70,78,81],"cells":[24,114],"to":[25,37,68],"be":[26],"manufactured":[27],"mature":[30],"NAND":[32],"process":[33],"with":[34],"minor":[35],"changes":[36],"reduce":[38],"challenges":[40],"in":[41,80],"developing":[42],"new":[44,59],"process.":[47],"X-DRAM":[50,113,141],"uses":[52,63],"dual-gate,":[54],"thin-body":[55],"and":[57,96,100,132,149],"operation":[60,130],"mechanism":[61],"that":[62,110],"back":[65],"gate":[66],"voltage":[67],"modulate":[69],"channel":[71],"current.":[72],"can":[75,115],"overcome":[76],"all":[77],"problems":[79],"traditional":[82],"2D":[83],"cells,":[86],"including":[87],"extremely":[88],"small":[89],"sensing":[90,120],"windows,":[91],"poor":[92],"data":[93],"retention":[94,125],"time,":[95],"severe":[97],"word":[98],"line":[99,102],"bit":[101],"disturbances.":[103],"TCAD":[107],"simulation":[108],"results":[109],"show":[111],"achieve":[116],"higher":[117],"than":[118,123,134],"20uA":[119],"window,":[121],"longer":[122],"200ms":[124],"time":[126],"at":[127],"85C,":[128],"1V":[129],"voltage,":[131],"more":[133],"10^16":[135],"endurance":[136],"cycles.":[137],"makes":[139],"an":[142],"excellent":[143],"solution":[144],"for":[145],"future":[146],"AI":[150],"applications.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}