{"id":"https://openalex.org/W4398765049","doi":"https://doi.org/10.1109/imw59701.2024.10536947","title":"Multi-Gate Access Transistor to Minimize GIDL Leakage Current for Scaling 2-tier Stacked 4F<sup>2</sup> DRAM Below Equivalent 10nm Node","display_name":"Multi-Gate Access Transistor to Minimize GIDL Leakage Current for Scaling 2-tier Stacked 4F<sup>2</sup> DRAM Below Equivalent 10nm Node","publication_year":2024,"publication_date":"2024-05-12","ids":{"openalex":"https://openalex.org/W4398765049","doi":"https://doi.org/10.1109/imw59701.2024.10536947"},"language":"en","primary_location":{"id":"doi:10.1109/imw59701.2024.10536947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw59701.2024.10536947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089084441","display_name":"Hang-Ting Lue","orcid":"https://orcid.org/0000-0003-1078-1333"},"institutions":[{"id":"https://openalex.org/I4210092191","display_name":"Macronix International (Taiwan)","ror":"https://ror.org/01bggjn73","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210092191"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hang-Ting Lue","raw_affiliation_strings":["Macronix International Co., Ltd,Hsinchu,Taiwan","Macronix International Co., Ltd, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Macronix International Co., Ltd,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210092191"]},{"raw_affiliation_string":"Macronix International Co., Ltd, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210092191"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000970534","display_name":"Wei-Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092191","display_name":"Macronix International (Taiwan)","ror":"https://ror.org/01bggjn73","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210092191"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chen Chen","raw_affiliation_strings":["Macronix International Co., Ltd,Hsinchu,Taiwan","Macronix International Co., Ltd, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Macronix International Co., Ltd,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210092191"]},{"raw_affiliation_string":"Macronix International Co., Ltd, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210092191"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114125394","display_name":"Yu-Tang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092191","display_name":"Macronix International (Taiwan)","ror":"https://ror.org/01bggjn73","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210092191"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Tang Lin","raw_affiliation_strings":["Macronix International Co., Ltd,Hsinchu,Taiwan","Macronix International Co., Ltd, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Macronix International Co., Ltd,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210092191"]},{"raw_affiliation_string":"Macronix International Co., Ltd, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210092191"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028102750","display_name":"Keh-Chung Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092191","display_name":"Macronix International (Taiwan)","ror":"https://ror.org/01bggjn73","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210092191"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Keh-Chung Wang","raw_affiliation_strings":["Macronix International Co., Ltd,Hsinchu,Taiwan","Macronix International Co., Ltd, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Macronix International Co., Ltd,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210092191"]},{"raw_affiliation_string":"Macronix International Co., Ltd, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210092191"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109221353","display_name":"Chih\u2010Yuan Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092191","display_name":"Macronix International (Taiwan)","ror":"https://ror.org/01bggjn73","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210092191"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yuan Lu","raw_affiliation_strings":["Macronix International Co., Ltd,Hsinchu,Taiwan","Macronix International Co., Ltd, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Macronix International Co., Ltd,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210092191"]},{"raw_affiliation_string":"Macronix International Co., Ltd, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210092191"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5089084441"],"corresponding_institution_ids":["https://openalex.org/I4210092191"],"apc_list":null,"apc_paid":null,"fwci":0.2225,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49019358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9464517831802368},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5589141249656677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5194220542907715},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5188504457473755},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4969694912433624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4633987247943878},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4576297402381897},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.43943724036216736},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.43903133273124695},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3926556706428528},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35964369773864746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2052803337574005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19934043288230896},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12511974573135376},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07534730434417725}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9464517831802368},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5589141249656677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5194220542907715},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5188504457473755},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4969694912433624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4633987247943878},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4576297402381897},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.43943724036216736},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.43903133273124695},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3926556706428528},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35964369773864746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2052803337574005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19934043288230896},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12511974573135376},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07534730434417725},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/imw59701.2024.10536947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw59701.2024.10536947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W4385192512","https://openalex.org/W4391594495","https://openalex.org/W4391622562","https://openalex.org/W4391622607","https://openalex.org/W4391622608","https://openalex.org/W4391622615","https://openalex.org/W4391622616","https://openalex.org/W4391622662"],"related_works":["https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3094611732","https://openalex.org/W2533585248","https://openalex.org/W2559795407","https://openalex.org/W2944414554","https://openalex.org/W2000563648","https://openalex.org/W3009022466","https://openalex.org/W2123644672"],"abstract_inverted_index":{"DRAM":[0,12,24,34,51,142,179],"scaling":[1,180],"is":[2,36,127],"pivotal":[3],"for":[4,129,147,167,181],"big":[5],"AI":[6,183],"computing":[7],"era,":[8],"with":[9,52,80,99,116,143],"3D":[10,27],"stackable":[11],"[1]-[3]":[13],"considered":[14],"a":[15,45,117,172],"solution":[16],"in":[17,175],"the":[18,29,59,88,95,130,176,182],"future.":[19],"Positioned":[20],"between":[21],"conventional":[22],"2D":[23],"and":[25],"future":[26],"DRAM,":[28],"4F":[30,47,138],"<sup":[31,48,139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[32,49,140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[33,50,141],"[4]":[35],"an":[37,71,81,156],"attractive":[38],"candidate.":[39],"In":[40],"this":[41],"work,":[42],"we":[43,68],"propose":[44,69],"stacked":[46,137],"circuit":[53],"under":[54],"array":[55],"(CuA)":[56],"to":[57,78,86,158],"enhance":[58],"memory":[60],"density.":[61],"To":[62],"avoid":[63],"new":[64],"channel":[65,74,97],"material":[66,98],"complexities,":[67],"adopting":[70],"annealed":[72],"poly-Si":[73],"access":[75],"transistor":[76,102],"(akin":[77],"[5]),":[79],"additional":[82],"auxiliary":[83],"gate":[84],"(AG)":[85],"minimize":[87],"GIDL":[89],"leakage":[90,106],"current.":[91],"Results":[92],"show":[93],"that":[94],"Si-based":[96],"gate-all-around":[100],"(GAA)":[101],"can":[103],"achieve":[104],"ultra-low":[105],"current":[107],"~0.33fA":[108],"at":[109],"drain":[110],"bias":[111],"=1V,":[112],"supporting":[113],">10sec":[114],"retention":[115],"7fF":[118],"cell":[119],"capacitance.":[120],"No":[121],"floating-body":[122],"effect":[123],"or":[124],"Vt":[125],"instability":[126],"observed":[128],"nano-wire":[131],"fully-depleted":[132],"GAA":[133],"device.":[134],"The":[135,152],"proposed":[136],"CuA":[144,153],"holds":[145],"potential":[146],"equivalent":[148],"<10nm":[149],"node":[150],"DRAM.":[151],"process":[154],"offers":[155],"opportunity":[157],"boost":[159],"internal":[160],"bandwidth":[161],"by":[162],"designing":[163],"numerous":[164],"small":[165],"tiles":[166],"maximum":[168],"parallelism,":[169],"making":[170],"it":[171],"promising":[173],"advancement":[174],"realm":[177],"of":[178],"era.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}