{"id":"https://openalex.org/W3166249822","doi":"https://doi.org/10.1109/imw51353.2021.9439625","title":"1.5-nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar","display_name":"1.5-nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar","publication_year":2021,"publication_date":"2021-05-01","ids":{"openalex":"https://openalex.org/W3166249822","doi":"https://doi.org/10.1109/imw51353.2021.9439625","mag":"3166249822"},"language":"en","primary_location":{"id":"doi:10.1109/imw51353.2021.9439625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw51353.2021.9439625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038794614","display_name":"Yisuo Li","orcid":"https://orcid.org/0009-0000-0497-4302"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yisuo Li","raw_affiliation_strings":["Unisantis Electronics Singapore Pte Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"Unisantis Electronics Singapore Pte Ltd., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078244447","display_name":"K. Kanazawa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kenichi Kanazawa","raw_affiliation_strings":["Unisantis Electronics Singapore Pte Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"Unisantis Electronics Singapore Pte Ltd., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109966470","display_name":"T. Izawa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tetsuo Izawa","raw_affiliation_strings":["Unisantis Electronics Singapore Pte Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"Unisantis Electronics Singapore Pte Ltd., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075738265","display_name":"Koji Sakui","orcid":"https://orcid.org/0000-0003-2086-4802"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koji Sakui","raw_affiliation_strings":["Unisantis Electronics Singapore Pte Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"Unisantis Electronics Singapore Pte Ltd., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085184038","display_name":"G. Strof","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Georg Strof","raw_affiliation_strings":["Global TCAD Solutions GmbH, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Global TCAD Solutions GmbH, Vienna, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055734407","display_name":"O. Baumgartner","orcid":"https://orcid.org/0000-0001-7029-1884"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Oskar Baumgartner","raw_affiliation_strings":["Global TCAD Solutions GmbH, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Global TCAD Solutions GmbH, Vienna, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008613051","display_name":"G. Rzepa","orcid":"https://orcid.org/0000-0002-3711-1957"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gerhard Rzepa","raw_affiliation_strings":["Global TCAD Solutions GmbH, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Global TCAD Solutions GmbH, Vienna, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111693909","display_name":"M. Karner","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Markus Karner","raw_affiliation_strings":["Global TCAD Solutions GmbH, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Global TCAD Solutions GmbH, Vienna, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091651216","display_name":"Zlatan Stanojevi\u0107","orcid":"https://orcid.org/0000-0003-3286-6346"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zlatan Stanojevic","raw_affiliation_strings":["Global TCAD Solutions GmbH, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Global TCAD Solutions GmbH, Vienna, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113093674","display_name":"Nozomu Harada","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nozomu Harada","raw_affiliation_strings":["Unisantis Electronics Singapore Pte Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"Unisantis Electronics Singapore Pte Ltd., Singapore","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017617032","display_name":"F. Masuoka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fujio Masuoka","raw_affiliation_strings":["Unisantis Electronics Singapore Pte Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"Unisantis Electronics Singapore Pte Ltd., Singapore","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5038794614"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4011,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59566754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.7882177829742432},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6361258029937744},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.628134548664093},{"id":"https://openalex.org/keywords/pillar","display_name":"Pillar","score":0.6245411038398743},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5895771980285645},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5036746859550476},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.46281731128692627},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4146483838558197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32607316970825195},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24798831343650818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.23007303476333618},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09203752875328064},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08622190356254578},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.0539095401763916}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.7882177829742432},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6361258029937744},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.628134548664093},{"id":"https://openalex.org/C105289051","wikidata":"https://www.wikidata.org/wiki/Q1930094","display_name":"Pillar","level":2,"score":0.6245411038398743},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5895771980285645},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5036746859550476},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.46281731128692627},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4146483838558197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32607316970825195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24798831343650818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.23007303476333618},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09203752875328064},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08622190356254578},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0539095401763916},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/imw51353.2021.9439625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw51353.2021.9439625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2052902520","https://openalex.org/W2292620377","https://openalex.org/W2533440639","https://openalex.org/W2896229496","https://openalex.org/W2902645743","https://openalex.org/W2964457843","https://openalex.org/W2965234963","https://openalex.org/W3006006803","https://openalex.org/W3139144924","https://openalex.org/W3139405926","https://openalex.org/W6791565378","https://openalex.org/W6792411729"],"related_works":["https://openalex.org/W2495348380","https://openalex.org/W604547544","https://openalex.org/W4230293041","https://openalex.org/W2377141674","https://openalex.org/W2352149692","https://openalex.org/W4392590355","https://openalex.org/W4390351107","https://openalex.org/W3151633427","https://openalex.org/W2368266917","https://openalex.org/W2588941787"],"abstract_inverted_index":{"We":[0],"propose":[1],"the":[2,14,35],"architecture":[3],"and":[4,21],"manufacturing":[5],"process":[6],"of":[7],"6":[8],"surrounding-gate-transistor":[9],"(SGT)":[10],"SRAM":[11],"cell":[12],"for":[13],"1.5nm":[15,32],"technology":[16],"node.":[17],"The":[18],"staggered":[19],"layout":[20],"self-aligned":[22],"patternings":[23],"have":[24],"successfully":[25],"realized":[26],"a":[27],"transition":[28],"from":[29],"5nm":[30],"to":[31],"node":[33],"with":[34],"same":[36],"SGT":[37],"diameter.":[38],"Electrical":[39],"characteristics":[40],"by":[41],"TCAD":[42],"simulation":[43],"are":[44],"finally":[45],"demonstrated.":[46]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}