{"id":"https://openalex.org/W2601355328","doi":"https://doi.org/10.1109/ijcnn.2017.7966400","title":"From CPU to FPGA \u2014 Acceleration of self-organizing maps for data mining","display_name":"From CPU to FPGA \u2014 Acceleration of self-organizing maps for data mining","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2601355328","doi":"https://doi.org/10.1109/ijcnn.2017.7966400","mag":"2601355328"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2017.7966400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2017.7966400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Joint Conference on Neural Networks (IJCNN)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047141154","display_name":"Jan Lachmair","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jan Lachmair","raw_affiliation_strings":["Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065055957","display_name":"Thomas Mieth","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Mieth","raw_affiliation_strings":["Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083397754","display_name":"Ren\u00e9 Griessl","orcid":"https://orcid.org/0009-0004-5565-9141"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rene Griessl","raw_affiliation_strings":["Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019600837","display_name":"Jens Hagemeyer","orcid":"https://orcid.org/0009-0005-9943-8081"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Hagemeyer","raw_affiliation_strings":["Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems Group CITEC, Bielefeld University, Germany","institution_ids":["https://openalex.org/I20121455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5047141154"],"corresponding_institution_ids":["https://openalex.org/I20121455"],"apc_list":null,"apc_paid":null,"fwci":1.6612,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.87789554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4299","last_page":"4308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8481212854385376},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7045984268188477},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.6505951881408691},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6158938407897949},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5854400396347046},{"id":"https://openalex.org/keywords/dimensionality-reduction","display_name":"Dimensionality reduction","score":0.4768470525741577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46091488003730774},{"id":"https://openalex.org/keywords/gpu-cluster","display_name":"GPU cluster","score":0.4459347724914551},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44190844893455505},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.43745875358581543},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.432075560092926},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.431804358959198},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43043795228004456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41040733456611633},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.272832453250885},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.17357271909713745},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1446501910686493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8481212854385376},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7045984268188477},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.6505951881408691},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6158938407897949},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5854400396347046},{"id":"https://openalex.org/C70518039","wikidata":"https://www.wikidata.org/wiki/Q16000077","display_name":"Dimensionality reduction","level":2,"score":0.4768470525741577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46091488003730774},{"id":"https://openalex.org/C2781335571","wikidata":"https://www.wikidata.org/wiki/Q2633544","display_name":"GPU cluster","level":3,"score":0.4459347724914551},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44190844893455505},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.43745875358581543},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.432075560092926},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.431804358959198},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43043795228004456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41040733456611633},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.272832453250885},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.17357271909713745},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1446501910686493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ijcnn.2017.7966400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2017.7966400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Joint Conference on Neural Networks (IJCNN)","raw_type":"proceedings-article"},{"id":"pmh:oai:pub.librecat.org:2909044","is_oa":false,"landing_page_url":"https://pub.uni-bielefeld.de/record/2909044","pdf_url":null,"source":{"id":"https://openalex.org/S4306401671","display_name":"PUB \u2013 Publications at Bielefeld University (Bielefeld University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20121455","host_organization_name":"Bielefeld University","host_organization_lineage":["https://openalex.org/I20121455"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lachmair J, Mieth T, Griessl R, Hagemeyer J, Porrmann M. From CPU to FPGA \u2013 Acceleration of Self-Organizing Maps for Data Mining. In:  <em>International Joint Conference on Neural Networks (IJCNN 2017)</em>. 2017: 4299-4308.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323389","display_name":"Universit\u00e4t Bielefeld","ror":"https://ror.org/02hpadn98"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W29855762","https://openalex.org/W1481399976","https://openalex.org/W1494047190","https://openalex.org/W1494411991","https://openalex.org/W1964064570","https://openalex.org/W1977054316","https://openalex.org/W1978277664","https://openalex.org/W1983417029","https://openalex.org/W1990517717","https://openalex.org/W2017045895","https://openalex.org/W2021891987","https://openalex.org/W2024338444","https://openalex.org/W2056717482","https://openalex.org/W2079810998","https://openalex.org/W2091693057","https://openalex.org/W2104507347","https://openalex.org/W2113127812","https://openalex.org/W2114257558","https://openalex.org/W2118943904","https://openalex.org/W2137896807","https://openalex.org/W2142363274","https://openalex.org/W2142805836","https://openalex.org/W2145018926","https://openalex.org/W2146918375","https://openalex.org/W2151616049","https://openalex.org/W2168487341","https://openalex.org/W2182506759","https://openalex.org/W2252926030","https://openalex.org/W3128632218","https://openalex.org/W4302018342","https://openalex.org/W6601210292","https://openalex.org/W6629582822","https://openalex.org/W6686196322","https://openalex.org/W6790889656"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2744553356","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W2165367082","https://openalex.org/W797688974"],"abstract_inverted_index":{"Big":[0],"data":[1,83,154],"and":[2,20,54,67,106,148,178,200],"machine":[3,77],"learning":[4,78],"applications":[5,79],"are":[6],"posing":[7],"steadily":[8],"increasing":[9],"challenges":[10],"to":[11,52,157],"the":[12,28,81,88,96,103,129,139,162,186,191],"used":[13,71],"compute":[14],"platforms":[15,43],"in":[16,80,123],"terms":[17,124],"of":[18,37,41,87,95,102,113,125,174,198],"performance":[19,105,177],"energy":[21,107,126,179,205],"efficiency.":[22,180,206],"In":[23,133],"this":[24],"paper":[25],"we":[26],"utilize":[27],"highly":[29],"scalable":[30],"heterogeneous":[31],"server":[32],"platform":[33],"RECS":[34],"for":[35,64,76,93,109,128,142,152],"evaluation":[36],"a":[38,59,73,110,196,202],"wide":[39,111],"variety":[40,112],"hardware":[42],"ranging":[44],"from":[45,185],"general":[46],"purpose":[47],"CPUs":[48],"via":[49],"ARM-based":[50,136],"SoCs":[51,137],"GPGPUs":[53,149],"FPGAs.":[55],"The":[56],"self-organizing":[57],"map,":[58],"popular":[60],"neural":[61],"network":[62,144],"model":[63],"unsupervised":[65],"clustering":[66],"dimensionality":[68],"reduction,":[69],"is":[70],"as":[72],"typical":[74],"example":[75],"big":[82],"domain.":[84],"Optimized":[85],"implementations":[86],"algorithm":[89],"have":[90],"been":[91],"developed":[92],"each":[94],"target":[97],"architectures.":[98],"An":[99],"in-depth":[100],"analysis":[101],"achieved":[104,138],"efficiency":[108,127,141],"application":[114],"parameters":[115],"shows":[116],"that":[117],"no":[118],"single":[119],"architecture":[120],"performs":[121],"best":[122,151],"complete":[130],"design":[131],"space.":[132],"our":[134,166],"study,":[135],"highest":[140],"small":[143],"sizes":[145],"while":[146],"FPGAs":[147],"perform":[150],"large":[153],"sets.":[155],"Compared":[156],"an":[158],"implementation":[159,170,194],"based":[160],"on":[161],"Matlab":[163],"SOM":[164],"toolbox,":[165],"optimized":[167,192],"multi-threaded":[168],"CPU":[169,193],"achieves":[171],"two":[172],"orders":[173],"magnitude":[175],"higher":[176,204],"Large":[181],"simulations":[182],"especially":[183],"benefit":[184],"FPGA":[187],"implementation,":[188],"which":[189],"outperforms":[190],"by":[195],"factor":[197],"220":[199],"provides":[201],"28-times":[203]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}