{"id":"https://openalex.org/W2128515095","doi":"https://doi.org/10.1109/ijcnn.2010.5596845","title":"Building blocks for spikes signals processing","display_name":"Building blocks for spikes signals processing","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2128515095","doi":"https://doi.org/10.1109/ijcnn.2010.5596845","mag":"2128515095"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2010.5596845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2010.5596845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2010 International Joint Conference on Neural Networks (IJCNN)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/90975","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051554664","display_name":"\u00c1ngel Jim\u00e9nez-Fern\u00e1ndez","orcid":"https://orcid.org/0000-0003-3061-5922"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"A. Jimenez- Fernandez","raw_affiliation_strings":["Dept. of Computer Architecture and Technology, University of Seville, SPAIN","Department of Computer Architecture and Technology. University of Seville. Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Architecture and Technology, University of Seville, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology. University of Seville. Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050129780","display_name":"Alejandro Linares-Barranco","orcid":"https://orcid.org/0000-0002-6056-740X"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Linares-Barranco","raw_affiliation_strings":["Dept. of Computer Architecture and Technology, University of Seville, SPAIN","Department of Computer Architecture and Technology. University of Seville. Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Architecture and Technology, University of Seville, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology. University of Seville. Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081607982","display_name":"R. Paz-Vicente","orcid":"https://orcid.org/0000-0002-8915-4182"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Paz-Vicente","raw_affiliation_strings":["Dept. of Computer Architecture and Technology, University of Seville, SPAIN","Department of Computer Architecture and Technology. University of Seville. Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Architecture and Technology, University of Seville, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology. University of Seville. Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Jime\u0301nez","raw_affiliation_strings":["Dept. of Computer Architecture and Technology, University of Seville, SPAIN","Department of Computer Architecture and Technology. University of Seville. Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Architecture and Technology, University of Seville, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology. University of Seville. Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059834579","display_name":"A Balcells","orcid":"https://orcid.org/0000-0001-8733-1811"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Civit","raw_affiliation_strings":["Dept. of Computer Architecture and Technology, University of Seville, SPAIN","Department of Computer Architecture and Technology. University of Seville. Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Architecture and Technology, University of Seville, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Department of Computer Architecture and Technology. University of Seville. Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051554664"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":1.4432,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.84198132,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8074615001678467},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6593741178512573},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5915787816047668},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5757489800453186},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5747097134590149},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.5712119340896606},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4836469888687134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47950464487075806},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.4311184287071228},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4280230402946472},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.41460278630256653},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4073334038257599},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40272560715675354},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2166597545146942},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2102431058883667},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1904299557209015}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8074615001678467},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6593741178512573},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5915787816047668},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5757489800453186},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5747097134590149},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.5712119340896606},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4836469888687134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47950464487075806},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.4311184287071228},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4280230402946472},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.41460278630256653},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4073334038257599},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40272560715675354},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2166597545146942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2102431058883667},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1904299557209015},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ijcnn.2010.5596845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2010.5596845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2010 International Joint Conference on Neural Networks (IJCNN)","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/90975","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/90975","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/90975","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/90975","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1591840966","https://openalex.org/W1596787301","https://openalex.org/W1969243349","https://openalex.org/W1971963245","https://openalex.org/W2016574277","https://openalex.org/W2032832574","https://openalex.org/W2095725009","https://openalex.org/W2096621386","https://openalex.org/W2103606150","https://openalex.org/W2113846173","https://openalex.org/W2120290989","https://openalex.org/W2128922922","https://openalex.org/W2147502381","https://openalex.org/W2149530067","https://openalex.org/W2149825474","https://openalex.org/W2155159601","https://openalex.org/W2168265161","https://openalex.org/W6674644140","https://openalex.org/W7062258853"],"related_works":["https://openalex.org/W2986579802","https://openalex.org/W4389237622","https://openalex.org/W3108691306","https://openalex.org/W4385753159","https://openalex.org/W4200152843","https://openalex.org/W4214914769","https://openalex.org/W4387251107","https://openalex.org/W2166309310","https://openalex.org/W4410617479","https://openalex.org/W2012951121"],"abstract_inverted_index":{"Neuromorphic":[0],"engineers":[1],"study":[2],"models":[3],"and":[4,37,64,73],"implementations":[5],"of":[6,46,100,128,133,137],"systems":[7,16],"that":[8,78],"mimic":[9],"neurons":[10],"behavior":[11],"in":[12,85,146],"the":[13,101,131],"brain.":[14],"Neuro-inspired":[15],"commonly":[17],"use":[18],"spikes":[19,53,149],"to":[20,30,33,61,106,143],"represent":[21],"information.":[22,66],"This":[23],"representation":[24,40,105],"has":[25],"several":[26,148],"advantages:":[27],"its":[28,35,44],"robustness":[29],"noise":[31],"thanks":[32],"repetition,":[34],"continuous":[36],"analog":[38,82],"information":[39],"using":[41],"digital":[42],"pulses,":[43],"capacity":[45],"pre-processing":[47],"during":[48],"transmission":[49],"time,":[50],"...,":[51],"Furthermore,":[52],"is":[54],"an":[55],"efficient":[56],"way,":[57],"found":[58],"by":[59],"nature,":[60],"codify,":[62],"transmit":[63],"process":[65,144],"In":[67],"this":[68],"paper":[69],"we":[70],"propose,":[71],"design,":[72],"analyze":[74],"neuro-inspired":[75],"building":[76,96],"blocks":[77,97,138],"can":[79],"perform":[80,107],"spike-based":[81],"filters":[83],"used":[84],"signal":[86],"processing.":[87],"We":[88],"present":[89],"a":[90,108,122,134,140],"VHDL":[91],"implementation":[92],"for":[93],"FPGA.":[94],"Presented":[95],"take":[98],"advantages":[99],"spike":[102],"rate":[103],"coded":[104,150],"massively":[109],"parallel":[110,147],"processing":[111],"without":[112],"complex":[113],"hardware":[114,129],"units,":[115,120],"like":[116],"floating":[117],"point":[118],"arithmetic":[119],"or":[121],"large":[123],"memory.":[124],"Those":[125],"low":[126],"requirements":[127],"allow":[130],"integration":[132],"high":[135],"number":[136],"inside":[139],"FPGA,":[141],"allowing":[142],"fully":[145],"signals.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}