{"id":"https://openalex.org/W2163094326","doi":"https://doi.org/10.1109/ijcnn.2008.4634181","title":"Virtual synaptic interconnect using an asynchronous network-on-chip","display_name":"Virtual synaptic interconnect using an asynchronous network-on-chip","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2163094326","doi":"https://doi.org/10.1109/ijcnn.2008.4634181","mag":"2163094326"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2008.4634181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2008.4634181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015862358","display_name":"Alexander Rast","orcid":"https://orcid.org/0000-0001-9934-7191"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alexander D. Rast","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040350578","display_name":"Shufan Yang","orcid":"https://orcid.org/0000-0003-0531-2903"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shufan Yang","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100809303","display_name":"Mukaram Khan","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mukaram Khan","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Steve B. Furber","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.4794,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.97939409,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2727","last_page":"2734"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7783001661300659},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6747515797615051},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5676702857017517},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5379773378372192},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5082389712333679},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.48839515447616577},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.47063255310058594},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45498859882354736},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.41851380467414856},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3407803773880005},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33367305994033813},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3217032253742218},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.22345387935638428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10422006249427795}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7783001661300659},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6747515797615051},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5676702857017517},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5379773378372192},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5082389712333679},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.48839515447616577},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.47063255310058594},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45498859882354736},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.41851380467414856},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3407803773880005},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33367305994033813},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3217032253742218},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.22345387935638428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10422006249427795},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ijcnn.2008.4634181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2008.4634181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.453.3436","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.453.3436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/people/syangb/papers/wcci.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.672.1411","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.672.1411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/ADR_IJCNN08.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/9f639c20-8342-47c3-91bb-082e9b286a70","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/9f639c20-8342-47c3-91bb-082e9b286a70","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rast, A D, Yang, S, Khan, M & Furber, S B 2008, Virtual synaptic interconnect using an asynchronous network-on-chip. in Proceedings of the International Joint Conference on Neural Networks|Proc Int Jt Conf Neural Networks. IEEE, pp. 2727-2734, 2008 International Joint Conference on Neural Networks, IJCNN 2008, Hong Kong, 1/07/08. https://doi.org/10.1109/IJCNN.2008.4634181","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1480573370","https://openalex.org/W1893613962","https://openalex.org/W1970879758","https://openalex.org/W1972827198","https://openalex.org/W2001860569","https://openalex.org/W2016332144","https://openalex.org/W2031273683","https://openalex.org/W2032832574","https://openalex.org/W2068801711","https://openalex.org/W2121458485","https://openalex.org/W2124311906","https://openalex.org/W2157239334","https://openalex.org/W2164653071","https://openalex.org/W2169731778","https://openalex.org/W2169901964","https://openalex.org/W2585198072","https://openalex.org/W6628686867"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2568855487","https://openalex.org/W2122502560","https://openalex.org/W2625369955","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2909257077"],"abstract_inverted_index":{"Given":[0],"the":[1,6,36,53,58,62,93,98,132,141],"limited":[2],"current":[3],"understanding":[4],"of":[5,9,104,111],"neural":[7,12,78,162],"model":[8,24,66,124,160],"computation,":[10],"hardware":[11],"network":[13],"architectures":[14],"that":[15,51,80,148],"impose":[16],"a":[17,42,71,120,145,158],"specific":[18],"relationship":[19],"between":[20],"physical":[21,59],"connectivity":[22,55,163],"and":[23,114],"topology":[25,45],"are":[26],"likely":[27],"to":[28,85,97,135],"be":[29],"overly":[30],"restrictive.":[31],"Here":[32],"we":[33,69],"introduce,":[34],"in":[35],"SpiNNaker":[37],"chip,":[38],"an":[39,47,167],"alternative":[40],"approach:":[41],"mappable":[43],"virtual":[44],"using":[46],"asynchronous":[48],"network-on-chip":[49],"(NoC)":[50],"decouples":[52],"\u201clogical\u201d":[54],"map":[56],"from":[57,140],"wiring.":[60],"Borrowing":[61],"established":[63],"digital":[64],"RAM":[65],"for":[67,77,144,161,170],"synapses,":[68],"develop":[70],"concurrent":[72,102],"memory":[73],"access":[74],"channel":[75],"optimised":[76],"processing":[79,83],"allows":[81],"each":[82],"node":[84,134],"perform":[86],"its":[87],"own":[88],"synaptic":[89],"updates":[90,128],"as":[91],"if":[92],"synapses":[94],"were":[95],"local":[96,133],"node.":[99],"The":[100,153],"highly":[101],"nature":[103],"interconnect":[105],"access,":[106],"however,":[107],"requires":[108],"careful":[109],"design":[110,147,154],"intermediate":[112],"buffering":[113],"arbitration.":[115],"We":[116],"show":[117],"here":[118],"how":[119],"locally":[121],"buffered,":[122],"one-transaction-per-node":[123],"with":[125],"multiple":[126],"synapse":[127],"per":[129],"transaction":[130],"enables":[131],"offload":[136],"continuous":[137],"burst":[138],"traffic":[139],"NoC,":[142],"allowing":[143],"hardware-efficient":[146],"supports":[149],"biologically":[150],"realistic":[151],"speeds.":[152],"not":[155],"only":[156],"presents":[157],"flexible":[159],"but":[164],"also":[165],"suggests":[166],"ideal":[168],"form":[169],"general-purpose":[171],"high-performance":[172],"on-chip":[173],"interconnect.":[174]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}