{"id":"https://openalex.org/W2136689764","doi":"https://doi.org/10.1109/ijcnn.2004.1381178","title":"The impact of modern FPGA architectures on neural hardware: a case study of the TOTEM neural processor","display_name":"The impact of modern FPGA architectures on neural hardware: a case study of the TOTEM neural processor","publication_year":2005,"publication_date":"2005-02-28","ids":{"openalex":"https://openalex.org/W2136689764","doi":"https://doi.org/10.1109/ijcnn.2004.1381178","mag":"2136689764"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2004.1381178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2004.1381178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086121340","display_name":"S. McBader","orcid":null},"institutions":[{"id":"https://openalex.org/I20581793","display_name":"University of Kent","ror":"https://ror.org/00xkeyj56","country_code":"GB","type":"education","lineage":["https://openalex.org/I20581793"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. McBader","raw_affiliation_strings":["Department of Electronics, University of Kent, Kent, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of Kent, Kent, UK","institution_ids":["https://openalex.org/I20581793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055200562","display_name":"P. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I20581793","display_name":"University of Kent","ror":"https://ror.org/00xkeyj56","country_code":"GB","type":"education","lineage":["https://openalex.org/I20581793"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P. Lee","raw_affiliation_strings":["Department of Electronics, University of Kent, Kent, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of Kent, Kent, UK","institution_ids":["https://openalex.org/I20581793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065466767","display_name":"A. Sartori","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Sartori","raw_affiliation_strings":["NeuriCam S.p.A., Trento, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NeuriCam S.p.A., Trento, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"3149","last_page":"3154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7793359756469727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.711182177066803},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6887695789337158},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6638617515563965},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6242521405220032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5864629149436951},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5807110667228699},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5753116607666016},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5314257144927979},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.451755166053772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4235914349555969},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39138710498809814},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.29695022106170654},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26872679591178894},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1768447756767273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15723854303359985},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.12792736291885376}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7793359756469727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.711182177066803},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6887695789337158},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6638617515563965},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6242521405220032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5864629149436951},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5807110667228699},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5753116607666016},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5314257144927979},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.451755166053772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4235914349555969},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39138710498809814},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29695022106170654},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26872679591178894},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1768447756767273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15723854303359985},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.12792736291885376},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ijcnn.2004.1381178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2004.1381178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541)","raw_type":"proceedings-article"},{"id":"pmh:oai:kar.kent.ac.uk:8697","is_oa":false,"landing_page_url":"https://kar.kent.ac.uk/8697/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196264","display_name":"Kent Academic Repository (University of Kent)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20581793","host_organization_name":"University of Kent","host_organization_lineage":["https://openalex.org/I20581793"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Book section"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1550041041","https://openalex.org/W1977421287","https://openalex.org/W1989353689","https://openalex.org/W2150981750","https://openalex.org/W2326126987","https://openalex.org/W6632961773","https://openalex.org/W6701271597","https://openalex.org/W7028680002","https://openalex.org/W7039752212"],"related_works":["https://openalex.org/W1541210136","https://openalex.org/W2534453537","https://openalex.org/W2558075157","https://openalex.org/W2169333805","https://openalex.org/W1608572506","https://openalex.org/W2096402241","https://openalex.org/W2036226223","https://openalex.org/W2145701142","https://openalex.org/W2175425415","https://openalex.org/W2108025415"],"abstract_inverted_index":{"The":[0],"implementation":[1],"of":[2,47],"neural":[3,29,34,49],"processors":[4],"in":[5,15],"hardware":[6,25,50],"is":[7],"a":[8,37],"very":[9],"challenging":[10],"task.":[11],"However,":[12],"previous":[13],"advances":[14],"programmable":[16,52],"architectures":[17],"facilitate":[18],"this":[19,40],"task":[20],"by":[21],"providing":[22],"the":[23,32,44],"fundamental":[24],"blocks":[26],"for":[27],"building":[28],"structures.":[30],"Using":[31],"TOTEM":[33],"processor":[35],"as":[36,56],"case":[38],"study,":[39],"paper":[41],"reports":[42],"on":[43,51],"main":[45],"advantages":[46],"implementing":[48],"logic":[53],"devices":[54],"such":[55],"FPGAs.":[57]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}