{"id":"https://openalex.org/W1919395233","doi":"https://doi.org/10.1109/ijcnn.2004.1380917","title":"Architectural requirements for threshold logic gates based on resonant tunneling devices","display_name":"Architectural requirements for threshold logic gates based on resonant tunneling devices","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1919395233","doi":"https://doi.org/10.1109/ijcnn.2004.1380917","mag":"1919395233"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2004.1380917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2004.1380917","pdf_url":null,"source":{"id":"https://openalex.org/S4363608206","display_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat No 04CH37541) IJCNN-04","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat No 04CH37541) IJCNN-04","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12228479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"1977","last_page":"1981 vol.3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6654875874519348},{"id":"https://openalex.org/keywords/quantum-tunnelling","display_name":"Quantum tunnelling","score":0.6483026146888733},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5539118051528931},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5224682092666626},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4216678738594055},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.41153737902641296},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40812909603118896},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3681188225746155},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3078323006629944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2436354160308838},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15260300040245056},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.10393720865249634}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6654875874519348},{"id":"https://openalex.org/C120398109","wikidata":"https://www.wikidata.org/wiki/Q175751","display_name":"Quantum tunnelling","level":2,"score":0.6483026146888733},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5539118051528931},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5224682092666626},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4216678738594055},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.41153737902641296},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40812909603118896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3681188225746155},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3078323006629944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2436354160308838},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15260300040245056},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.10393720865249634}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ijcnn.2004.1380917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2004.1380917","pdf_url":null,"source":{"id":"https://openalex.org/S4363608206","display_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat No 04CH37541) IJCNN-04","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat No 04CH37541) IJCNN-04","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1537198282","https://openalex.org/W1922517809","https://openalex.org/W1995341919","https://openalex.org/W2007146626","https://openalex.org/W2017624429","https://openalex.org/W2083152139","https://openalex.org/W2090559915","https://openalex.org/W2108860940","https://openalex.org/W2117164389","https://openalex.org/W2119923518","https://openalex.org/W2123336582","https://openalex.org/W2128725931","https://openalex.org/W2134196409","https://openalex.org/W2146280966","https://openalex.org/W2163242933","https://openalex.org/W2403129342"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W1985308002","https://openalex.org/W2170504327","https://openalex.org/W2121963733","https://openalex.org/W2542337934","https://openalex.org/W2766377030","https://openalex.org/W1977171228"],"abstract_inverted_index":{"Threshold":[0],"logic":[1,30,49],"gates":[2,33],"(TLGs)":[3],"based":[4,48,96],"on":[5],"resonant":[6],"tunneling":[7],"diodes":[8],"(RTDs)":[9],"allow":[10],"the":[11,32,60,70,100],"implementation":[12],"of":[13,28,38,46,62,73],"simple":[14],"McCulloch-Pitts":[15],"(MCP)":[16],"neuron":[17],"models.":[18],"Whilst":[19],"they":[20],"have":[21],"been":[22],"demonstrated":[23],"implementing":[24,39],"a":[25],"wide":[26],"range":[27],"binary":[29],"circuits":[31,50],"are":[34,91],"also":[35],"theoretically":[36],"capable":[37],"artificial":[40,88],"neural":[41,89],"networks.":[42],"The":[43,76],"conventional":[44],"operation":[45],"RTD":[47,95],"with":[51,59],"many":[52],"cascaded":[53],"stages":[54],"has":[55],"inherent":[56],"disadvantages":[57],"associated":[58],"requirement":[61],"an":[63],"evaluation":[64],"period":[65],"at":[66],"each":[67],"stage":[68],"and":[69,98],"resultant":[71],"use":[72],"multiple":[74],"clocks.":[75],"authors":[77],"propose":[78],"that":[79],"highly":[80],"parallel":[81],"structures":[82],"similar":[83],"to":[84,94],"those":[85],"found":[86],"in":[87],"networks":[90],"better":[92],"suited":[93],"TLGs":[97],"offer":[99],"way":[101],"forward":[102],"for":[103],"future":[104],"large":[105],"scale":[106],"designs.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}