{"id":"https://openalex.org/W2169584536","doi":"https://doi.org/10.1109/ijcnn.2004.1380914","title":"Fault-tolerant PLA-style circuit design for failure-prone nanometer CMOS and quantum device technologies","display_name":"Fault-tolerant PLA-style circuit design for failure-prone nanometer CMOS and quantum device technologies","publication_year":2005,"publication_date":"2005-01-31","ids":{"openalex":"https://openalex.org/W2169584536","doi":"https://doi.org/10.1109/ijcnn.2004.1380914","mag":"2169584536"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2004.1380914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2004.1380914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079305372","display_name":"Alexandre Schmid","orcid":"https://orcid.org/0000-0002-6730-0193"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"A. Schmid","raw_affiliation_strings":["Microelectronic Systems Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079305372"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68278668,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1965","last_page":"1969"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6921418905258179},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5958288311958313},{"id":"https://openalex.org/keywords/nanometre","display_name":"Nanometre","score":0.5238054990768433},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4731893539428711},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4552322030067444},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42574256658554077},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42343196272850037},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4208931624889374},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4080086052417755},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37160682678222656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3081475496292114},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.09993228316307068}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6921418905258179},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5958288311958313},{"id":"https://openalex.org/C77066764","wikidata":"https://www.wikidata.org/wiki/Q178674","display_name":"Nanometre","level":2,"score":0.5238054990768433},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4731893539428711},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4552322030067444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42574256658554077},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42343196272850037},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4208931624889374},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4080086052417755},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37160682678222656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3081475496292114},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.09993228316307068},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ijcnn.2004.1380914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2004.1380914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.49000000953674316,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W607927168","https://openalex.org/W1481735204","https://openalex.org/W2102986313","https://openalex.org/W2143831408","https://openalex.org/W2162983760","https://openalex.org/W2170601342","https://openalex.org/W6681185236"],"related_works":["https://openalex.org/W2362687133","https://openalex.org/W2356695127","https://openalex.org/W2379723447","https://openalex.org/W2356634767","https://openalex.org/W2366500017","https://openalex.org/W2381754230","https://openalex.org/W2388143409","https://openalex.org/W2388721831","https://openalex.org/W2039299085","https://openalex.org/W2170979950"],"abstract_inverted_index":{"Abs.":[0]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}