{"id":"https://openalex.org/W1950001506","doi":"https://doi.org/10.1109/ijcnn.2003.1223920","title":"High speed cellular array computer realizations for low power applications","display_name":"High speed cellular array computer realizations for low power applications","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1950001506","doi":"https://doi.org/10.1109/ijcnn.2003.1223920","mag":"1950001506"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2003.1223920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2003.1223920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Joint Conference on Neural Networks, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052855358","display_name":"Mika Laiho","orcid":"https://orcid.org/0000-0002-3794-0800"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M. Laiho","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077812866","display_name":"A. Kananen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Kananen","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038944203","display_name":"A. Paasio","orcid":"https://orcid.org/0000-0003-2543-7391"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Paasio","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","Microelectronics Laboratory, Department of Information Technology, University of Turku, Turku, Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","institution_ids":[]},{"raw_affiliation_string":"Microelectronics Laboratory, Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066316803","display_name":"K. Halonen","orcid":"https://orcid.org/0000-0002-4385-9689"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Halonen","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052855358"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13384308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1502","last_page":"1505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7172254920005798},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6863172650337219},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5960488319396973},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5823497772216797},{"id":"https://openalex.org/keywords/array-processing","display_name":"Array processing","score":0.5650845170021057},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.5253164768218994},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5238880515098572},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4588220417499542},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.44770318269729614},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4364144504070282},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34227627515792847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28871774673461914},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2804887592792511},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16362598538398743},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13963952660560608},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.088960200548172},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.08691766858100891}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7172254920005798},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6863172650337219},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5960488319396973},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5823497772216797},{"id":"https://openalex.org/C2778545087","wikidata":"https://www.wikidata.org/wiki/Q4795883","display_name":"Array processing","level":4,"score":0.5650845170021057},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.5253164768218994},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5238880515098572},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4588220417499542},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.44770318269729614},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4364144504070282},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34227627515792847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28871774673461914},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2804887592792511},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16362598538398743},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13963952660560608},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.088960200548172},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.08691766858100891},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ijcnn.2003.1223920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2003.1223920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Joint Conference on Neural Networks, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322426","display_name":"Nokia Foundation","ror":"https://ror.org/0401nzk46"},{"id":"https://openalex.org/F4320325101","display_name":"Instrumentariumin Tiedes\u00e4\u00e4ti\u00f6","ror":"https://ror.org/02w907m39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W571960815","https://openalex.org/W1516641041","https://openalex.org/W1978163035","https://openalex.org/W1979482335","https://openalex.org/W1992576572","https://openalex.org/W2140823559","https://openalex.org/W2153344534","https://openalex.org/W2160121923","https://openalex.org/W2730271206","https://openalex.org/W3150871163","https://openalex.org/W6682658906","https://openalex.org/W6740583087"],"related_works":["https://openalex.org/W1550061058","https://openalex.org/W2056543843","https://openalex.org/W1511963310","https://openalex.org/W1566904673","https://openalex.org/W2114287756","https://openalex.org/W2172119162","https://openalex.org/W2995746888","https://openalex.org/W2105714626","https://openalex.org/W2092360205","https://openalex.org/W2123707282"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,13,66],"design":[4],"method":[5,27,82],"for":[6],"building":[7,40],"high":[8],"speed":[9,63],"array":[10,31,57,76],"computers":[11],"on":[12,62],"single":[14],"chip":[15],"is":[16,28,45,59],"demonstrated":[17],"with":[18],"two":[19],"example":[20],"realizations.":[21],"The":[22,50],"key":[23],"idea":[24],"in":[25,55],"the":[26,56,81],"that":[29],"an":[30],"computer":[32,58],"can":[33],"be":[34],"built":[35],"using":[36,80],"reusable,":[37],"relatively":[38],"simple":[39],"blocks.":[41],"All":[42],"necessary":[43],"memory":[44],"distributed":[46],"among":[47],"processing":[48,53],"units.":[49],"number":[51],"of":[52],"units":[54],"selected":[60],"based":[61],"requirements,":[64],"yielding":[65],"low":[67],"power,":[68],"small":[69],"die":[70],"area":[71],"realization.":[72],"Two":[73],"different":[74],"measured":[75],"processor":[77],"realizations":[78],"designed":[79],"are":[83],"depicted.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}