{"id":"https://openalex.org/W3011604058","doi":"https://doi.org/10.1109/iiswc47752.2019.9042041","title":"Persistent Memory Workload Characterization: A Hardware Perspective","display_name":"Persistent Memory Workload Characterization: A Hardware Perspective","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3011604058","doi":"https://doi.org/10.1109/iiswc47752.2019.9042041","mag":"3011604058"},"language":"en","primary_location":{"id":"doi:10.1109/iiswc47752.2019.9042041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc47752.2019.9042041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Workload Characterization (IISWC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100441076","display_name":"Xiao Liu","orcid":"https://orcid.org/0000-0002-5885-3466"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiao Liu","raw_affiliation_strings":["University of California, San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015358208","display_name":"Bhaskar Jupudi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bhaskar Jupudi","raw_affiliation_strings":["Cohesity"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cohesity","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023406554","display_name":"Pankaj Mehra","orcid":"https://orcid.org/0009-0003-3188-243X"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Pankaj Mehra","raw_affiliation_strings":["Samsung Electronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077387335","display_name":"Jishen Zhao","orcid":"https://orcid.org/0000-0002-1969-743X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jishen Zhao","raw_affiliation_strings":["University of California, San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2157,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43678453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"249","last_page":"252"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027637004852295},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6899598240852356},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6471160054206848},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.642911434173584},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5924597978591919},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5601217746734619},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.536862850189209},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5240569114685059},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5189473628997803},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.48909956216812134},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4747912287712097},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4532323181629181},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.44762489199638367},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4345456659793854},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4011041820049286},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3963252902030945}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027637004852295},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6899598240852356},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6471160054206848},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.642911434173584},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5924597978591919},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5601217746734619},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.536862850189209},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5240569114685059},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5189473628997803},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.48909956216812134},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4747912287712097},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4532323181629181},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.44762489199638367},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4345456659793854},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4011041820049286},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3963252902030945}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iiswc47752.2019.9042041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc47752.2019.9042041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Workload Characterization (IISWC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1551401333","https://openalex.org/W1605544948","https://openalex.org/W2102449048","https://openalex.org/W2103527534","https://openalex.org/W2104954161","https://openalex.org/W2128400933","https://openalex.org/W2133837967","https://openalex.org/W2134633067","https://openalex.org/W2282225439","https://openalex.org/W4239813889","https://openalex.org/W6695654562"],"related_works":["https://openalex.org/W4243333834","https://openalex.org/W2753615087","https://openalex.org/W2140386982","https://openalex.org/W3048967625","https://openalex.org/W2334181344","https://openalex.org/W2558276258","https://openalex.org/W2045451527","https://openalex.org/W2170922286","https://openalex.org/W4387476083","https://openalex.org/W4210676563"],"abstract_inverted_index":{"Persistent":[0],"memory":[1,7,44,68,89,103,131,149,171],"is":[2,90,110],"a":[3,11,158],"new":[4],"tier":[5],"of":[6,13,24,30,39,55,63,117,160],"that":[8,164],"functions":[9],"as":[10,138],"hybrid":[12],"traditional":[14],"storage":[15,31,57],"systems":[16],"and":[17,35,52,73,79,96,102,134,143,148,162,174],"main":[18],"memory.":[19,40,119],"It":[20],"combines":[21],"the":[22,26,33,50,85,107,114,125],"advantages":[23],"both:":[25],"data":[27,47],"persistence":[28],"property":[29],"with":[32],"byte-addressability":[34],"fast":[36],"load/store":[37],"interface":[38],"As":[41],"such,":[42],"persistent":[43,67,88,118,130,170],"provides":[45],"direct":[46],"access":[48],"without":[49],"performance":[51,77,126],"energy":[53],"overhead":[54],"secondary":[56],"access.":[58],"Being":[59],"at":[60],"early":[61],"stages":[62],"development,":[64],"most":[65],"previous":[66],"system":[69,94,132,172],"designs":[70],"are":[71],"motivated":[72],"evaluated":[74],"by":[75,82,92],"software-based":[76],"profiling":[78],"characterization.":[80],"Yet":[81],"attaching":[83],"on":[84,152],"processor-memory":[86],"bus,":[87],"managed":[91],"both":[93],"software":[95,173],"hardware":[97,108,135,175],"control":[98,144],"units":[99],"in":[100,146],"processors":[101,147],"devices.":[104],"Therefore,":[105],"understanding":[106],"behavior":[109],"critical":[111],"to":[112,168],"unlocking":[113],"full":[115],"potential":[116],"In":[120],"this":[121],"paper,":[122],"we":[123,156],"explore":[124],"interaction":[127],"across":[128],"applications,":[129],"software,":[133],"components,":[136],"such":[137],"caching,":[139],"address":[140],"translation,":[141],"buffering,":[142],"logic":[145],"systems.":[150],"Based":[151],"our":[153],"characterization":[154],"results,":[155],"provide":[157],"set":[159],"implications":[161],"recommendations":[163],"can":[165],"be":[166],"used":[167],"optimize":[169],"designs.":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}