{"id":"https://openalex.org/W2774984254","doi":"https://doi.org/10.1109/iiswc.2017.8167774","title":"Exploring the impact of memory block permutation on performance of a crossbar ReRAM main memory","display_name":"Exploring the impact of memory block permutation on performance of a crossbar ReRAM main memory","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2774984254","doi":"https://doi.org/10.1109/iiswc.2017.8167774","mag":"2774984254"},"language":"en","primary_location":{"id":"doi:10.1109/iiswc.2017.8167774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2017.8167774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Workload Characterization (IISWC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087039920","display_name":"Morteza Ramezani","orcid":"https://orcid.org/0000-0002-7498-5522"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Morteza Ramezani","raw_affiliation_strings":["The Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009902021","display_name":"Nima Elyasi","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nima Elyasi","raw_affiliation_strings":["The Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahmut T. Kandemir","raw_affiliation_strings":["The Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033253809","display_name":"Anand Sivasubramaniam","orcid":"https://orcid.org/0000-0001-6173-687X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Sivasubramaniam","raw_affiliation_strings":["The Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5848,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71366592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8186182975769043},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6957865357398987},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6430519819259644},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5935689806938171},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.506009042263031},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5003013610839844},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4922551214694977},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4718630015850067},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4520518481731415},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4130322337150574},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3822423219680786},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.35117241740226746},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.32564765214920044},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3163944482803345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23136228322982788},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12064352631568909}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8186182975769043},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6957865357398987},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6430519819259644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5935689806938171},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.506009042263031},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5003013610839844},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4922551214694977},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4718630015850067},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4520518481731415},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4130322337150574},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3822423219680786},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.35117241740226746},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.32564765214920044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3163944482803345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23136228322982788},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12064352631568909},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iiswc.2017.8167774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2017.8167774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Workload Characterization (IISWC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1983826793","https://openalex.org/W1984574424","https://openalex.org/W2013028205","https://openalex.org/W2036853599","https://openalex.org/W2041588416","https://openalex.org/W2051051537","https://openalex.org/W2084007230","https://openalex.org/W2097823832","https://openalex.org/W2102255233","https://openalex.org/W2102449048","https://openalex.org/W2107012212","https://openalex.org/W2108534683","https://openalex.org/W2110860124","https://openalex.org/W2112121929","https://openalex.org/W2116826022","https://openalex.org/W2119092821","https://openalex.org/W2124632665","https://openalex.org/W2125514677","https://openalex.org/W2127419525","https://openalex.org/W2134807578","https://openalex.org/W2141181087","https://openalex.org/W2142276919","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2155551886","https://openalex.org/W2165068957","https://openalex.org/W2165310699","https://openalex.org/W2197375212","https://openalex.org/W2234679013","https://openalex.org/W2415638173","https://openalex.org/W2505929033","https://openalex.org/W2508363794","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2604595776","https://openalex.org/W2608111952","https://openalex.org/W2613989746","https://openalex.org/W2753236227","https://openalex.org/W2998915116","https://openalex.org/W3105940063","https://openalex.org/W3147620158","https://openalex.org/W4236002841","https://openalex.org/W4240569795","https://openalex.org/W4251155402","https://openalex.org/W6675347859","https://openalex.org/W6684515133"],"related_works":["https://openalex.org/W4238754064","https://openalex.org/W2340699851","https://openalex.org/W176832019","https://openalex.org/W2188534734","https://openalex.org/W1971689948","https://openalex.org/W2546565930","https://openalex.org/W4220972538","https://openalex.org/W2183575955","https://openalex.org/W3090223939","https://openalex.org/W2293894704"],"abstract_inverted_index":{"Owing":[0],"to":[1,28,37,74,100,103,150,180,199,241,268,277],"the":[2,33,78,82,86,92,113,116,131,138,151,176,197,200,208,217,222,225,243,265,281],"advantages":[3],"of":[4,53,64,81,115,133,137,147,157,175,196,207,211,224,245,260],"low":[5],"standby":[6],"power":[7],"and":[8,125,154,186,193,203],"high":[9],"scalability,":[10],"ReRAM":[11,30],"technology":[12],"is":[13,190],"considered":[14],"as":[15],"a":[16,39,45,51,57,108,127,171,184,191,246,269],"promising":[17],"replacement":[18],"for":[19,49,112],"conventional":[20],"DRAM":[21],"in":[22,107,239],"future":[23],"manycore":[24],"systems.":[25],"In":[26],"order":[27,240],"make":[29],"highly":[31],"scalable,":[32],"memory":[34,54,65,79,155,168,209,236,262,272],"array":[35,41],"has":[36],"have":[38],"crossbar":[40,247],"structure,":[42],"which":[43,88],"needs":[44],"specific":[46],"access":[47,66,110,135,266],"mechanism":[48],"activating":[50],"row":[52,178],"when":[55,279],"reading/writing":[56],"data":[58],"block":[59,237,263],"from/to":[60],"it.":[61],"This":[62,105],"type":[63],"would":[67,72],"cause":[68],"Sneak":[69],"Current":[70],"that":[71,129,163],"lead":[73],"voltage":[75,97],"drop":[76,98],"on":[77,143,165,183],"cells":[80,87,114],"activated":[83,177],"row,":[84],"i.e.,":[85],"are":[89],"far":[90],"from":[91],"write":[93,134,148,219],"drivers":[94],"experience":[95],"more":[96,187],"compared":[99],"those":[101],"close":[102],"them.":[104],"results":[106,252],"nonuniform":[109],"latency":[111,267],"same":[117,218],"row.":[118],"To":[119],"address":[120],"this":[121],"problem,":[122],"we":[123,161,231],"propose":[124],"evaluate":[126,233],"scheme":[128],"exploits":[130],"non-uniformity":[132],"pattern":[136],"workloads.":[139,284],"More":[140],"specifically,":[141],"based":[142],"our":[144],"extensive":[145],"characterization":[146],"patterns":[149],"cache":[152,173,201],"lines":[153,174],"pages":[156,206],"20":[158],"CPU":[159],"workloads,":[160],"recognized":[162],"(i)":[164],"each":[166],"main":[167,249,271],"access,":[169],"just":[170],"few":[172],"need":[179],"be":[181,274],"updated":[182],"write-back,":[185],"importantly,":[188],"there":[189],"temporal":[192],"spatial":[194],"locality":[195],"writes":[198],"lines;":[202],"(ii)":[204],"all":[205],"footprint":[210],"an":[212],"application":[213],"do":[214],"not":[215],"see":[216],"counts":[220],"during":[221],"execution":[223],"workload.":[226],"Motivated":[227],"by":[228,256],"these":[229],"characteristics,":[230],"then":[232],"different":[234],"intra-page":[235,261],"permutations":[238],"improve":[242],"performance":[244],"ReRAM-based":[248,270],"memory.":[250],"Our":[251],"collectively":[253],"show":[254],"that,":[255],"applying":[257],"some":[258],"types":[259],"permutation,":[264],"can":[273],"reduced":[275],"up":[276],"50%":[278],"running":[280],"SPEC":[282],"CPU2006":[283]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}