{"id":"https://openalex.org/W2131102547","doi":"https://doi.org/10.1109/iiswc.2008.4636101","title":"Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis","display_name":"Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis","publication_year":2008,"publication_date":"2008-09-30","ids":{"openalex":"https://openalex.org/W2131102547","doi":"https://doi.org/10.1109/iiswc.2008.4636101","mag":"2131102547"},"language":"en","primary_location":{"id":"doi:10.1109/iiswc.2008.4636101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2008.4636101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Workload Characterization","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001994679","display_name":"Clay Hughes","orcid":"https://orcid.org/0000-0002-9071-2487"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Clay Hughes","raw_affiliation_strings":["Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA","Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100455376","display_name":"Tao Li","orcid":"https://orcid.org/0000-0003-1697-8022"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Li","raw_affiliation_strings":["Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA","Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001994679"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":4.5059,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.95029604,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8879954218864441},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6865654587745667},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5972042083740234},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5475689768791199},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48395970463752747},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.47613003849983215},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.441173791885376},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.43876853585243225},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3375800549983978},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3332245349884033},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3015110492706299},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15754640102386475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8879954218864441},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6865654587745667},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5972042083740234},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5475689768791199},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48395970463752747},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.47613003849983215},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.441173791885376},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.43876853585243225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3375800549983978},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3332245349884033},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3015110492706299},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15754640102386475},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iiswc.2008.4636101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2008.4636101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Workload Characterization","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47999998927116394}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337515","display_name":"Center for Advanced Study, University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1606011634","https://openalex.org/W1994178054","https://openalex.org/W2062024414","https://openalex.org/W2095932038","https://openalex.org/W2098279124","https://openalex.org/W2106270437","https://openalex.org/W2106872673","https://openalex.org/W2116183422","https://openalex.org/W2130080799","https://openalex.org/W2134032953","https://openalex.org/W2134633067","https://openalex.org/W2140915279","https://openalex.org/W2141583759","https://openalex.org/W2145021036","https://openalex.org/W2150111646","https://openalex.org/W2153456949","https://openalex.org/W2158924248","https://openalex.org/W2163255067","https://openalex.org/W2546309369","https://openalex.org/W2554754877","https://openalex.org/W3008756550","https://openalex.org/W3149179768","https://openalex.org/W4246439759","https://openalex.org/W4251534053","https://openalex.org/W4255272544","https://openalex.org/W6636004210","https://openalex.org/W6793011382"],"related_works":["https://openalex.org/W4386869637","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W4392309884","https://openalex.org/W4387251174","https://openalex.org/W2169880332","https://openalex.org/W4242293745","https://openalex.org/W3009555776","https://openalex.org/W2099305970","https://openalex.org/W2940837694"],"abstract_inverted_index":{"The":[0],"design":[1,51,59,181],"and":[2,10,36,85,105,147,171,198,206,218,227],"evaluation":[3,182],"of":[4,48,57,94,118,183,208,250],"microprocessor":[5],"architectures":[6],"is":[7],"a":[8,49,73,128,235],"difficult":[9,141],"time-consuming":[11],"task.":[12],"Although":[13],"small,":[14],"hand-coded":[15],"microbenchmarks":[16],"can":[17,63,110,148,177,242],"be":[18,42],"used":[19],"to":[20,29,44,53,70,89,142,144,188,201,222],"accelerate":[21,179],"performance":[22,47],"evaluation,":[23],"these":[24,137],"programs":[25,112,146,246],"lack":[26],"the":[27,46,55,78,91,115,119,134,154,203,239],"complexity":[28],"stress":[30],"increasingly":[31],"complex":[32,38,155,204],"architecture":[33,75,180],"designs.":[34],"Larger":[35],"more":[37],"real-world":[39],"workloads":[40,252],"should":[41],"employed":[43],"measure":[45],"given":[50],"or":[52,66],"evaluate":[54],"efficiency":[56],"various":[58],"alternatives.":[60],"These":[61],"applications":[62],"take":[64],"days":[65],"weeks":[67],"if":[68],"run":[69],"completion":[71],"on":[72,165],"detailed":[74,98],"simulator.":[76],"In":[77],"past,":[79],"researchers":[80],"have":[81,101,127,254],"applied":[82],"machine":[83],"learning":[84],"statistical":[86,103,191],"sampling":[87],"methods":[88,139],"reduce":[90],"average":[92],"number":[93],"instructions":[95],"required":[96],"for":[97,169],"simulation.":[99],"Others":[100],"proposed":[102],"simulation":[104],"workload":[106,174],"synthesis":[107],"techniques,":[108],"which":[109,122,176],"produce":[111],"that":[113,152,194,234,247],"emulate":[114],"execution":[116,131],"characteristics":[117,205,249],"application":[120],"from":[121],"they":[123],"are":[124,140],"derived":[125],"but":[126,253],"much":[129],"shorter":[130],"period":[132],"than":[133],"original.":[135],"However,":[136],"existing":[138],"apply":[143],"multi-threaded":[145,173],"result":[149],"in":[150],"simplifications":[151],"miss":[153],"interactions":[156,207],"between":[157],"multiple,":[158],"concurrently":[159],"running":[160],"threads.":[161,210],"This":[162],"study":[163],"focuses":[164],"developing":[166],"new":[167],"techniques":[168],"accurate":[170,224],"effective":[172],"synthesis,":[175],"significantly":[178,255],"multi-core":[184],"processors.":[185],"We":[186],"propose":[187],"construct":[189],"synchronized":[190],"flow":[192],"graphs":[193],"incorporate":[195],"inter-thread":[196],"synchronization":[197],"sharing":[199],"behavior":[200],"capture":[202],"multiple":[209],"Moreover,":[211],"we":[212],"develop":[213],"thread-aware":[214],"data":[215],"reference":[216],"models":[217,221,241],"wavelet-based":[219],"branching":[220],"generate":[223,244],"memory":[225],"access":[226],"dynamic":[228],"branch":[229],"statistics.":[230],"Experimental":[231],"results":[232],"show":[233],"framework":[236],"integrated":[237],"with":[238],"aforementioned":[240],"automatically":[243],"synthetic":[245],"maintain":[248],"original":[251],"reduced":[256],"runtime.":[257]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}