{"id":"https://openalex.org/W2138598277","doi":"https://doi.org/10.1109/iiswc.2008.4636088","title":"Implications of cache asymmetry on server consolidation performance","display_name":"Implications of cache asymmetry on server consolidation performance","publication_year":2008,"publication_date":"2008-09-30","ids":{"openalex":"https://openalex.org/W2138598277","doi":"https://doi.org/10.1109/iiswc.2008.4636088","mag":"2138598277"},"language":"en","primary_location":{"id":"doi:10.1109/iiswc.2008.4636088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2008.4636088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Workload Characterization","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032423786","display_name":"Padma Apparao","orcid":null},"institutions":[{"id":"https://openalex.org/I74786994","display_name":"Kitware (United States)","ror":"https://ror.org/02s2acn37","country_code":"US","type":"company","lineage":["https://openalex.org/I74786994"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Padma Apparao","raw_affiliation_strings":["Intel Corporation, Hardware Architecture Laboratory, USA","Hardware Archit. Lab., Intel Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hardware Architecture Laboratory, USA","institution_ids":["https://openalex.org/I74786994"]},{"raw_affiliation_string":"Hardware Archit. Lab., Intel Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I74786994","display_name":"Kitware (United States)","ror":"https://ror.org/02s2acn37","country_code":"US","type":"company","lineage":["https://openalex.org/I74786994"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["Intel Corporation, Hardware Architecture Laboratory, USA","Hardware Archit. Lab., Intel Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hardware Architecture Laboratory, USA","institution_ids":["https://openalex.org/I74786994"]},{"raw_affiliation_string":"Hardware Archit. Lab., Intel Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110280135","display_name":"Don Newell","orcid":null},"institutions":[{"id":"https://openalex.org/I74786994","display_name":"Kitware (United States)","ror":"https://ror.org/02s2acn37","country_code":"US","type":"company","lineage":["https://openalex.org/I74786994"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Don Newell","raw_affiliation_strings":["Intel Corporation, Hardware Architecture Laboratory, USA","Hardware Archit. Lab., Intel Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hardware Architecture Laboratory, USA","institution_ids":["https://openalex.org/I74786994"]},{"raw_affiliation_string":"Hardware Archit. Lab., Intel Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032423786"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I74786994"],"apc_list":null,"apc_paid":null,"fwci":2.0797,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.88602368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"10","issue":null,"first_page":"24","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8192322254180908},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7574474811553955},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5524131059646606},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.511422336101532},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.49791693687438965},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4647219777107239},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.45274031162261963},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4422546625137329},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.43608421087265015},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41999244689941406},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.395725816488266},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.35163867473602295}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8192322254180908},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7574474811553955},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5524131059646606},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.511422336101532},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.49791693687438965},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4647219777107239},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.45274031162261963},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4422546625137329},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.43608421087265015},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41999244689941406},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.395725816488266},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.35163867473602295}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iiswc.2008.4636088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2008.4636088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Workload Characterization","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W177074485","https://openalex.org/W199500277","https://openalex.org/W1823898179","https://openalex.org/W1998310976","https://openalex.org/W2005385816","https://openalex.org/W2010843180","https://openalex.org/W2014809728","https://openalex.org/W2102560650","https://openalex.org/W2117544540","https://openalex.org/W2117898742","https://openalex.org/W2129816520","https://openalex.org/W2131726714","https://openalex.org/W2136290019","https://openalex.org/W2136466435","https://openalex.org/W2143773524","https://openalex.org/W2151182669","https://openalex.org/W2155350341","https://openalex.org/W2155396321","https://openalex.org/W2532326028","https://openalex.org/W4243587504","https://openalex.org/W4243947286","https://openalex.org/W4244814458","https://openalex.org/W4247264372","https://openalex.org/W6608043087","https://openalex.org/W6651415384","https://openalex.org/W6682943515"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2584505417","https://openalex.org/W2290179447","https://openalex.org/W2161101294","https://openalex.org/W2148571123","https://openalex.org/W1994369542","https://openalex.org/W2026179701","https://openalex.org/W2123859627","https://openalex.org/W273173017","https://openalex.org/W2057019356"],"abstract_inverted_index":{"Todaypsilas":[0],"CMP":[1,60,111],"platforms":[2,61],"are":[3,42],"designed":[4,64],"to":[5,23,65,72,87],"be":[6,63,66],"symmetric":[7,129],"in":[8,69,83,154,206],"terms":[9,155],"of":[10,28,92,108,127,143,156,159,161,186,196],"platform":[11],"resources":[12,51],"such":[13,38,171],"as":[14,39,95,97,124,172,210,212],"shared":[15,49],"caches.":[16,148],"However,":[17],"it":[18],"is":[19,86,183],"becoming":[20],"increasingly":[21],"important":[22],"understand":[24,88],"the":[25,89,121,151,162,184,207],"performance":[26,90,122,152,158],"implications":[27,91,123],"asymmetric":[29,68,99,133,137,147,180],"caches":[30,100,138],"for":[31,48,216],"two":[32],"key":[33],"reasons:":[34],"(a)":[35,128],"multi-workload":[36],"scenarios":[37],"server":[40,102,115,197],"consolidation":[41,116],"a":[43,109,114,125,141],"growing":[44],"trend":[45],"and":[46,139,145,167,174,189],"contention":[47],"cache":[50,56,181,194,220],"between":[52],"workloads":[53,164],"causes":[54],"logical":[55,94],"asymmetry,":[57],"(b)":[58,131],"future":[59,204,217],"may":[62],"physically":[67,136,146],"hardware":[70,214],"due":[71],"die":[73],"area":[74],"pressure,":[75],"process":[76],"variability":[77],"or":[78],"power/performance":[79],"efficiency.":[80],"Our":[81],"focus":[82],"this":[84,179],"paper":[85],"both":[93],"well":[96,211],"physical":[98],"on":[101,105,193,203],"consolidation.":[103,198],"Based":[104],"real":[106],"measurements":[107],"state-of-the-art":[110],"processor":[112],"running":[113],"benchmark":[117],"(vConsolidate)":[118],"we":[119],"compare":[120],"function":[126],"caches,":[130,134],"virtually":[132],"(c)":[135],"(d)":[140],"combination":[142],"logically":[144],"We":[149,176,199],"analyze":[150],"behavior":[153],"(i)":[157],"each":[160],"individual":[163],"being":[165],"consolidated":[166],"(ii)":[168],"architectural":[169],"components":[170],"CPI":[173],"MPI.":[175],"believe":[177],"that":[178],"study":[182],"first":[185],"its":[187],"kind":[188],"provides":[190],"useful":[191],"data/insights":[192],"characteristics":[195],"also":[200],"present":[201],"inferences":[202],"optimizations":[205],"VMM":[208],"scheduler":[209],"potential":[213],"techniques":[215],"CMPs":[218],"with":[219],"asymmetry.":[221]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}