{"id":"https://openalex.org/W2118446346","doi":"https://doi.org/10.1109/iiswc.2007.4362182","title":"Addressing Cache/Memory Overheads in Enterprise Java CMP Servers","display_name":"Addressing Cache/Memory Overheads in Enterprise Java CMP Servers","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2118446346","doi":"https://doi.org/10.1109/iiswc.2007.4362182","mag":"2118446346"},"language":"en","primary_location":{"id":"doi:10.1109/iiswc.2007.4362182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2007.4362182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE 10th International Symposium on Workload Characterization","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048981974","display_name":"Kumar Shiv","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kumar Shiv","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109854761","display_name":"M. Bhat","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh Bhat","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088669728","display_name":"Ramesh Illikkal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Illikkal","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034547697","display_name":"Michael Jones","orcid":"https://orcid.org/0000-0002-3456-9137"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Jones","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010737897","display_name":"Srihari Makineni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srihari Makineni","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035084892","display_name":"Jason Domer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Domer","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110280135","display_name":"Don Newell","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Don Newell","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., Santa Clara#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5048981974"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.5833,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84143553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"66","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8828563094139099},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6126195192337036},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5345325469970703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48693573474884033},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.46755966544151306},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3482593297958374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3324284851551056}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8828563094139099},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6126195192337036},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5345325469970703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48693573474884033},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.46755966544151306},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3482593297958374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3324284851551056}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iiswc.2007.4362182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iiswc.2007.4362182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE 10th International Symposium on Workload Characterization","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1823898179","https://openalex.org/W1999581116","https://openalex.org/W2022740893","https://openalex.org/W2107948029","https://openalex.org/W2112605786","https://openalex.org/W2117958469","https://openalex.org/W2121327598","https://openalex.org/W2127690131","https://openalex.org/W2132099976","https://openalex.org/W2155876789","https://openalex.org/W2170653240","https://openalex.org/W2251179013","https://openalex.org/W2532326028","https://openalex.org/W2545380179","https://openalex.org/W4232134245","https://openalex.org/W4245173209","https://openalex.org/W6691366556","https://openalex.org/W6729031703"],"related_works":["https://openalex.org/W2749690376","https://openalex.org/W2786317006","https://openalex.org/W4367724653","https://openalex.org/W2788563018","https://openalex.org/W4395962217","https://openalex.org/W2152099439","https://openalex.org/W2997587123","https://openalex.org/W4281673905","https://openalex.org/W3206385231","https://openalex.org/W1566482460"],"abstract_inverted_index":{"As":[0],"we":[1,14,29,102,134,161,181],"enter":[2],"the":[3,16,31,52,62,96,117,131,184],"era":[4],"of":[5,19,33,58,98,107,119],"chip":[6],"multiprocessor":[7],"(CMP)":[8],"architectures,":[9],"it":[10],"is":[11],"important":[12],"that":[13,79,183],"explore":[15],"scaling":[17],"characteristics":[18],"mainstream":[20],"server":[21],"workloads":[22,38,60,81],"on":[23,42,61,87,130,174],"these":[24,59,76,80,164],"platforms.":[25],"In":[26,92,158],"this":[27,159,187],"paper,":[28,160],"analyze":[30],"performance":[32,85,171],"two":[34],"significant":[35,84],"enterprise":[36,195],"Java":[37,196],"(SPECjAppServer2004":[39],"and":[40,46,55,89,110,122,126,152,168,177],"SPECjbb2005)":[41],"CMP":[43,100,192],"platforms":[44],"-present":[45],"future.":[47],"We":[48],"start":[49],"by":[50],"characterizing":[51],"core,":[53],"cache":[54,88,109,143],"memory":[56,90,111],"behavior":[57],"newly":[63],"released":[64],"Intel":[65],"core":[66],"2":[67],"Duo":[68],"Xeon":[69],"platform":[70],"(dual-core,":[71],"dual-socket).":[72],"Our":[73],"findings":[74,185],"from":[75],"measurements":[77],"indicate":[78],"have":[82],"a":[83,104],"dependence":[86],"subsystems.":[91],"order":[93],"to":[94],"guide":[95,190],"evolution":[97],"future":[99,191],"platforms,":[101],"perform":[103],"detailed":[105],"investigation":[106],"potential":[108,172],"architecture":[112],"choices.":[113],"This":[114],"includes":[115],"analyzing":[116],"effects":[118],"thread":[120,149],"sharing":[121],"migration,":[123],"object":[124],"allocation":[125],"garbage":[127],"collection.":[128],"Based":[129],"observed":[132],"behavior,":[133],"propose":[135],"architectural":[136],"optimizations":[137,165],"along":[138],"three":[139],"dimensions:":[140],"(a)":[141],"data-less":[142],"line":[144],"initialization":[145],"(DCLI),":[146],"(b)":[147],"hardware-guided":[148],"collocation":[150],"(HGTC)":[151],"(c)":[153],"on-socket":[154],"DRAM":[155],"caches":[156],"(OSDC).":[157],"will":[162,189],"describe":[163],"in":[166,186],"detail":[167],"validate":[169],"their":[170],"based":[173],"trace-driven":[175],"simulations":[176],"execution-driven":[178],"emulation.":[179],"Overall,":[180],"expect":[182],"paper":[188],"architectures":[193],"for":[194],"servers.":[197]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}