{"id":"https://openalex.org/W2011794401","doi":"https://doi.org/10.1109/iihmsp.2007.4457727","title":"Design and Simulation of VHDL based ARP Cache","display_name":"Design and Simulation of VHDL based ARP Cache","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W2011794401","doi":"https://doi.org/10.1109/iihmsp.2007.4457727","mag":"2011794401"},"language":"en","primary_location":{"id":"doi:10.1109/iihmsp.2007.4457727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iihmsp.2007.4457727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Third International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004355471","display_name":"Tianhua Liu","orcid":"https://orcid.org/0009-0005-2040-7267"},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Tian-Hua Liu","raw_affiliation_strings":["Northeastern Univ., Shenyang","Northeastern University, Shenyang)"],"affiliations":[{"raw_affiliation_string":"Northeastern Univ., Shenyang","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"Northeastern University, Shenyang)","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101664613","display_name":"Hongfeng Zhu","orcid":"https://orcid.org/0000-0001-9910-3197"},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Hong-Feng Zhu","raw_affiliation_strings":["Northeastern Univ., Shenyang","Northeastern University, Shenyang)"],"affiliations":[{"raw_affiliation_string":"Northeastern Univ., Shenyang","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"Northeastern University, Shenyang)","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073859287","display_name":"Zhou Chuan-sheng","orcid":"https://orcid.org/0009-0006-0410-2639"},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Chuan-Sheng Zhou","raw_affiliation_strings":["Northeastern Univ., Shenyang","Northeastern University, Shenyang)"],"affiliations":[{"raw_affiliation_string":"Northeastern Univ., Shenyang","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"Northeastern University, Shenyang)","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100895623","display_name":"Guiran Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I9224756","display_name":"Northeastern University","ror":"https://ror.org/03awzbc87","country_code":"CN","type":"education","lineage":["https://openalex.org/I9224756"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Gui-Ran Chang","raw_affiliation_strings":["Northeastern Univ., Shenyang","Northeastern University, Shenyang)"],"affiliations":[{"raw_affiliation_string":"Northeastern Univ., Shenyang","institution_ids":["https://openalex.org/I9224756"]},{"raw_affiliation_string":"Northeastern University, Shenyang)","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004355471"],"corresponding_institution_ids":["https://openalex.org/I12912129","https://openalex.org/I9224756"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06052677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":null,"first_page":"373","last_page":"376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9764999747276306,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14225","display_name":"Advanced Sensor and Control Systems","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8194447755813599},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7272165417671204},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6836665868759155},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.6702289581298828},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6140111684799194},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5004947185516357},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4723473787307739},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4527672529220581},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3810621201992035},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.22954821586608887},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20760449767112732}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194447755813599},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7272165417671204},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6836665868759155},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.6702289581298828},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6140111684799194},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5004947185516357},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4723473787307739},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4527672529220581},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3810621201992035},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.22954821586608887},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20760449767112732}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iihmsp.2007.4457727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iihmsp.2007.4457727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Third International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1544146016","https://openalex.org/W2063030320","https://openalex.org/W2155169455","https://openalex.org/W2186538255"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W2031173804","https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W3085471909","https://openalex.org/W2148571123","https://openalex.org/W2115222420","https://openalex.org/W2126408955","https://openalex.org/W2734782074","https://openalex.org/W2383151242"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,36,105],"working":[3,100,110],"together":[4],"with":[5,23,92],"ARP":[6,18,33,41,72,90,99],"module":[7],"in":[8,20,48,54,62,81],"TCP/IP":[9,113],"stack":[10],"and":[11,53,83,102],"making":[12],"sure":[13],"the":[14,29,37,55,59,70,107],"high":[15],"speed":[16,111],"of":[17,32,40,78,87,89,98,112],"module,":[19],"this":[21],"paper,":[22],"hardware":[24],"language":[25],"VHDL":[26],"we":[27,45,57],"re-code":[28,46],"cache":[30,42,73,91],"portion":[31],"protocol.":[34],"According":[35],"functional":[38],"requirements":[39],"by":[43],"system,":[44],"it":[47],"Xilinx":[49],"ISE7.ll":[50],"intergration":[51],"environment,":[52],"meantime":[56],"did":[58],"simulation":[60,65],"test":[61,66],"ModelSim.":[63],"The":[64,85],"results":[67,104],"indicate":[68],"that":[69],"re-designed":[71],"drops":[74],"down":[75],"a":[76,96],"lot":[77,97],"cost":[79],"both":[80],"space":[82],"time.":[84],"success":[86],"re-design":[88],"VHDL,":[93],"will":[94],"improve":[95,106],"efficiency":[101],"as":[103],"whole":[108],"system":[109],"stack.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}