{"id":"https://openalex.org/W4312811088","doi":"https://doi.org/10.1109/iicaiet55139.2022.9936743","title":"Concurrent Architecture of High Speed Viterbi Decoder Using Xilinx HLS Tool","display_name":"Concurrent Architecture of High Speed Viterbi Decoder Using Xilinx HLS Tool","publication_year":2022,"publication_date":"2022-09-13","ids":{"openalex":"https://openalex.org/W4312811088","doi":"https://doi.org/10.1109/iicaiet55139.2022.9936743"},"language":"en","primary_location":{"id":"doi:10.1109/iicaiet55139.2022.9936743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iicaiet55139.2022.9936743","pdf_url":null,"source":{"id":"https://openalex.org/S4363608273","display_name":"2022 IEEE International Conference on Artificial Intelligence in Engineering and Technology (IICAIET)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Artificial Intelligence in Engineering and Technology (IICAIET)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080400615","display_name":"Jyoti Zunzunwala","orcid":null},"institutions":[{"id":"https://openalex.org/I150513749","display_name":"Sant Gadge Baba Amravati University","ror":"https://ror.org/05s8p6g93","country_code":"IN","type":"education","lineage":["https://openalex.org/I150513749"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jyoti Zunzunwala","raw_affiliation_strings":["Sipna College of Engineering and Technology,Department of Electronics and Telecommunication Engg.,Amravati,India","Department of Electronics and Telecommunication Engg., Sipna College of Engineering and Technology, Amravati, India"],"affiliations":[{"raw_affiliation_string":"Sipna College of Engineering and Technology,Department of Electronics and Telecommunication Engg.,Amravati,India","institution_ids":["https://openalex.org/I150513749"]},{"raw_affiliation_string":"Department of Electronics and Telecommunication Engg., Sipna College of Engineering and Technology, Amravati, India","institution_ids":["https://openalex.org/I150513749"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032072372","display_name":"Atul S. Joshi","orcid":null},"institutions":[{"id":"https://openalex.org/I150513749","display_name":"Sant Gadge Baba Amravati University","ror":"https://ror.org/05s8p6g93","country_code":"IN","type":"education","lineage":["https://openalex.org/I150513749"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Atul S. Joshi","raw_affiliation_strings":["Sipna College of Engineering and Technology,Department of Electronics and Telecommunication Engg.,Amravati,India","Department of Electronics and Telecommunication Engg., Sipna College of Engineering and Technology, Amravati, India"],"affiliations":[{"raw_affiliation_string":"Sipna College of Engineering and Technology,Department of Electronics and Telecommunication Engg.,Amravati,India","institution_ids":["https://openalex.org/I150513749"]},{"raw_affiliation_string":"Department of Electronics and Telecommunication Engg., Sipna College of Engineering and Technology, Amravati, India","institution_ids":["https://openalex.org/I150513749"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080400615"],"corresponding_institution_ids":["https://openalex.org/I150513749"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24332733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.9254319071769714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8146350383758545},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.7359881401062012},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.7111477255821228},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7038968205451965},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6062731146812439},{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"Soft output Viterbi algorithm","score":0.5134668946266174},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47109872102737427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4415615499019623},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4326944351196289},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41237694025039673},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39981210231781006},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3279005289077759},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.21674874424934387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14976197481155396},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.1472974419593811},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09357643127441406}],"concepts":[{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.9254319071769714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8146350383758545},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.7359881401062012},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.7111477255821228},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7038968205451965},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6062731146812439},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.5134668946266174},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47109872102737427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4415615499019623},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4326944351196289},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41237694025039673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39981210231781006},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3279005289077759},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.21674874424934387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14976197481155396},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.1472974419593811},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09357643127441406},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iicaiet55139.2022.9936743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iicaiet55139.2022.9936743","pdf_url":null,"source":{"id":"https://openalex.org/S4363608273","display_name":"2022 IEEE International Conference on Artificial Intelligence in Engineering and Technology (IICAIET)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Artificial Intelligence in Engineering and Technology (IICAIET)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1589993746","https://openalex.org/W1662998210","https://openalex.org/W1929879934","https://openalex.org/W2037726009","https://openalex.org/W2085162842","https://openalex.org/W2113216043","https://openalex.org/W2114488920","https://openalex.org/W2137881452","https://openalex.org/W2155398788","https://openalex.org/W2162084670","https://openalex.org/W2336749021","https://openalex.org/W2510070518","https://openalex.org/W2546778876","https://openalex.org/W3036599731","https://openalex.org/W3041288393"],"related_works":["https://openalex.org/W2133857928","https://openalex.org/W2161773370","https://openalex.org/W2367491988","https://openalex.org/W2356694334","https://openalex.org/W2783469447","https://openalex.org/W2790444905","https://openalex.org/W2146383045","https://openalex.org/W2140390573","https://openalex.org/W2382058016","https://openalex.org/W4232476001"],"abstract_inverted_index":{"Viterbi":[0,26,39,81],"decoder":[1,27,40,82],"finds":[2],"its":[3],"applications":[4],"in":[5,72],"different":[6,134],"areas":[7],"like":[8,137],"radio":[9],"communication,":[10,12],"satellite":[11],"hard":[13],"disk":[14],"drives":[15],"and":[16,36,93,142],"automatic":[17],"speech":[18],"recognitions.":[19],"The":[20,85,125],"general":[21],"building":[22],"blocks":[23],"implementing":[24],"the":[25,29,51,56,63,73,80,98,114,128],"are":[28,107],"Branch":[30],"Metric":[31,34],"Unit,":[32],"Path":[33],"Unit":[35],"Traceback":[37],"Unit.":[38],"becomes":[41],"possible":[42],"because":[43],"it":[44,94],"uses":[45],"maximum":[46],"likelihood":[47],"decoding":[48],"to":[49,61,97],"interpret":[50],"coded":[52],"message,":[53],"but,":[54],"on":[55],"other":[57],"hand,":[58],"is":[59,83,87,95,123,131],"considered":[60],"be":[62],"high":[64],"resource":[65,143],"consuming":[66],"block.":[67],"To":[68],"address":[69],"this":[70],"issue,":[71],"proposed":[74,129],"research":[75],"work,":[76],"concurrent":[77],"architecture":[78,86,115,130],"of":[79,127],"proposed.":[84],"described":[88],"using":[89,133],"hardware":[90],"description":[91],"language":[92],"targeted":[96],"Kintex":[99],"series":[100],"Field":[101],"Programmable":[102],"Gate":[103],"Arrays":[104],"(FPGA)":[105],"which":[106],"fabricated":[108],"at":[109],"28nm":[110],"technology.":[111],"For":[112],"describing":[113],"Xilinx":[116],"Vivado":[117],"High":[118],"Level":[119],"Synthesis":[120],"(HLS)":[121],"tool":[122],"preferred.":[124],"outcome":[126],"evaluated":[132],"ascendency":[135],"parameters":[136],"time,":[138],"frequency,":[139],"power":[140],"utilization":[141],"utilization.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}