{"id":"https://openalex.org/W3109528037","doi":"https://doi.org/10.1109/iicaiet49801.2020.9257862","title":"ASIC Layout Design-Space Exploration of Pan-and-Tompkins Pre-Processing Algorithm for High Efficiency Electrocardiogram Monitor","display_name":"ASIC Layout Design-Space Exploration of Pan-and-Tompkins Pre-Processing Algorithm for High Efficiency Electrocardiogram Monitor","publication_year":2020,"publication_date":"2020-09-26","ids":{"openalex":"https://openalex.org/W3109528037","doi":"https://doi.org/10.1109/iicaiet49801.2020.9257862","mag":"3109528037"},"language":"en","primary_location":{"id":"doi:10.1109/iicaiet49801.2020.9257862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iicaiet49801.2020.9257862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 2nd International Conference on Artificial Intelligence in Engineering and Technology (IICAIET)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034191872","display_name":"Jia Hui Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089915","display_name":"Newcastle University Medicine Malaysia","ror":"https://ror.org/009e9eq52","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210089915"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Jia Hui Lim","raw_affiliation_strings":["Faculty of Engineering, UTM-IJN Cardiovascular Engineering Centre, School of Biomedical Engineering and Health Sciences, Johor Bahru, Johor, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, UTM-IJN Cardiovascular Engineering Centre, School of Biomedical Engineering and Health Sciences, Johor Bahru, Johor, Malaysia","institution_ids":["https://openalex.org/I4210089915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112326721","display_name":"Yuan Wen Hau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089915","display_name":"Newcastle University Medicine Malaysia","ror":"https://ror.org/009e9eq52","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210089915"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Yuan Wen Hau","raw_affiliation_strings":["Faculty of Engineering, UTM-IJN Cardiovascular Engineering Centre, School of Biomedical Engineering and Health Sciences, Johor Bahru, Johor, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, UTM-IJN Cardiovascular Engineering Centre, School of Biomedical Engineering and Health Sciences, Johor Bahru, Johor, Malaysia","institution_ids":["https://openalex.org/I4210089915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082655797","display_name":"Hoe Tung Yew","orcid":"https://orcid.org/0000-0003-1579-3640"},"institutions":[{"id":"https://openalex.org/I161371597","display_name":"Universiti of Malaysia Sabah","ror":"https://ror.org/040v70252","country_code":"MY","type":"education","lineage":["https://openalex.org/I161371597"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Hoe Tung Yew","raw_affiliation_strings":["Faculty of Engineering, Universiti Malaysia Sabah, Kota Kninabalu, Sabah, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Universiti Malaysia Sabah, Kota Kninabalu, Sabah, Malaysia","institution_ids":["https://openalex.org/I161371597"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029571585","display_name":"Sreedharan Baskara Dass","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sreedharan Baskara Dass","raw_affiliation_strings":["Intelligent Circuit Engineering SDN BHD, Puchong, Selangor, Malaysia"],"affiliations":[{"raw_affiliation_string":"Intelligent Circuit Engineering SDN BHD, Puchong, Selangor, Malaysia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034191872"],"corresponding_institution_ids":["https://openalex.org/I4210089915"],"apc_list":null,"apc_paid":null,"fwci":0.1494,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55638897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},"topics":[{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8134177923202515},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6428313255310059},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5855745077133179},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5607056021690369},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5497978329658508},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5156163573265076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5027821063995361},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4954882860183716},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4910619258880615},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4888843894004822},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.46586230397224426},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4504169821739197},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4299895763397217},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3832332193851471},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3655228316783905},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34694311022758484},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3099300265312195},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23766303062438965},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.21545308828353882},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.1193687915802002}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8134177923202515},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6428313255310059},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5855745077133179},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5607056021690369},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5497978329658508},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5156163573265076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5027821063995361},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4954882860183716},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4910619258880615},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4888843894004822},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.46586230397224426},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4504169821739197},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4299895763397217},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3832332193851471},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3655228316783905},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34694311022758484},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3099300265312195},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23766303062438965},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.21545308828353882},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.1193687915802002},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iicaiet49801.2020.9257862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iicaiet49801.2020.9257862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 2nd International Conference on Artificial Intelligence in Engineering and Technology (IICAIET)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/3","display_name":"Good health and well-being","score":0.6000000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321147","display_name":"Ministry of Higher Education","ror":"https://ror.org/0512bh102"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1595515158","https://openalex.org/W1977850862","https://openalex.org/W2002883288","https://openalex.org/W2018761392","https://openalex.org/W2036385657","https://openalex.org/W2053903411","https://openalex.org/W2054596481","https://openalex.org/W2147390466","https://openalex.org/W2166233240","https://openalex.org/W2329721980","https://openalex.org/W2751634106","https://openalex.org/W2783541936","https://openalex.org/W2792557012","https://openalex.org/W2907774575","https://openalex.org/W2921745347","https://openalex.org/W6747947266","https://openalex.org/W6760776362"],"related_works":["https://openalex.org/W2159533695","https://openalex.org/W3131741930","https://openalex.org/W2117814846","https://openalex.org/W2594032196","https://openalex.org/W2144282137","https://openalex.org/W2003625360","https://openalex.org/W1980307416","https://openalex.org/W2107124839","https://openalex.org/W2149864516","https://openalex.org/W3109528037"],"abstract_inverted_index":{"Cardiovascular":[0],"diseases":[1],"(CVDs)":[2],"is":[3,17,173,199],"the":[4,8,38,151,162,169,188],"leading":[5],"cause":[6],"of":[7,34,68,130,156,178,190,204,208,213],"death":[9],"globally.":[10],"Ambulatory":[11],"Electrocardiogram":[12],"(ECG)":[13],"and":[14,25,54,108,138,161,211],"mobile":[15],"monitoring":[16,45],"very":[18],"important":[19],"for":[20,146],"early":[21],"heart":[22],"disease":[23],"detection":[24],"prevention,":[26],"but":[27],"its":[28],"measurement":[29],"normally":[30],"contains":[31],"various":[32],"types":[33],"noise":[35,79],"which":[36,73],"affect":[37],"analysis":[39,82,111],"accuracy.":[40,83],"Moreover,":[41],"long":[42],"hour":[43],"ECG":[44,70],"requires":[46],"an":[47,61],"efficient":[48],"architecture":[49],"to":[50,75,80,112,149,175,201],"support":[51],"real-time":[52],"processing":[53],"low":[55],"power":[56,117,157,180,192,210],"consumption.":[57],"This":[58],"paper":[59],"presents":[60],"application":[62],"specific":[63],"integrated":[64],"circuit":[65],"(ASIC)":[66],"design":[67,86,97,152,182],"Pan-and-Tompkins":[69],"pre-processing":[71],"algorithm":[72,90],"aims":[74],"remove":[76],"several":[77,191],"unwanted":[78],"increase":[81],"The":[84],"complete":[85],"flow":[87],"covers":[88],"high-level":[89],"modelling":[91],"in":[92,128,154,181],"Matlab,":[93],"followed":[94],"by":[95],"synthesizable":[96],"at":[98],"Register":[99],"Transfer":[100],"Level":[101],"(RTL)":[102],"until":[103],"logic":[104,163],"synthesis,":[105],"physical":[106],"synthesis":[107],"static":[109],"timing":[110,159],"produce":[113],"VLSI":[114],"layout.":[115],"Several":[116],"optimization":[118,193],"techniques":[119,194],"as":[120,122],"well":[121],"different":[123],"ASIC":[124],"process":[125],"technology":[126],"libraries":[127],"terms":[129,155],"SilTerra's":[131],"180nm":[132],"CMOS":[133],"Logic":[134],"Generic":[135,141],"Library":[136,142],"(CL180G)":[137],"Synopsys":[139],"32nm":[140],"(SAED32)":[143],"are":[144],"deployed":[145],"design-space":[147],"exploration":[148],"study":[150],"trade-off":[153],"consumption,":[158],"performance,":[160],"area":[164],"usage.":[165],"Results":[166],"show":[167],"that":[168],"clock":[170],"gating":[171],"technique":[172],"able":[174,200],"reduce":[176,202],"32.4%":[177],"dynamic":[179,205],"using":[183,195],"CL180G":[184],"generic":[185,197],"library,":[186],"whereas":[187],"integration":[189],"SAED32":[196],"library":[198],"43.82%":[203],"power,":[206],"91.21%":[207],"leakage":[209],"91.25%":[212],"total":[214],"power.":[215]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}